

## EE101: Digital circuits (Part 3)

---



**M. B. Patil**

[mbpatil@ee.iitb.ac.in](mailto:mbpatil@ee.iitb.ac.in)

[www.ee.iitb.ac.in/~sequel](http://www.ee.iitb.ac.in/~sequel)

Department of Electrical Engineering  
Indian Institute of Technology Bombay

# Binary numbers

Decimal (base 10) system

$$\begin{array}{c} 3 \ 1 \ 7 \\ \swarrow \quad | \quad \searrow \\ 10^2 \quad 10^1 \quad 10^0 \end{array} = 3 \times 10^2 + 1 \times 10^1 + 7 \times 10^0$$

# Binary numbers

Decimal (base 10) system

$$\begin{array}{ccc} 3 & 1 & 7 \\ \swarrow & | & \searrow \\ 10^2 & 10^1 & 10^0 \end{array} \quad 317 = 3 \times 10^2 + 1 \times 10^1 + 7 \times 10^0$$

\* Digits: 0,1,2,...,9

\* example: 4153

most significant  
digit

least significant  
digit

# Binary numbers

## Decimal (base 10) system

$$\begin{array}{c} 3 \ 1 \ 7 \\ \swarrow \quad | \quad \searrow \\ 10^2 \quad 10^1 \quad 10^0 \end{array} = 3 \times 10^2 + 1 \times 10^1 + 7 \times 10^0$$

\* Digits: 0,1,2,...,9

\* example: 4 1 5 3

most significant  
digit

least significant  
digit

## Binary (base 2) system

$$\begin{array}{c} 1 \ 0 \ 1 \ 1 \ 1 \\ \swarrow \quad | \quad | \quad | \quad \searrow \\ 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \end{array} = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

= 23 (in decimal)

# Binary numbers

## Decimal (base 10) system

$$\begin{array}{c} 3 \ 1 \ 7 \\ \swarrow \quad | \quad \searrow \\ 10^2 \quad 10^1 \quad 10^0 \end{array} \quad 3 \ 1 \ 7 = 3 \times 10^2 + 1 \times 10^1 + 7 \times 10^0$$

\* Digits: 0,1,2,...,9

\* example: 4 1 5 3

most significant  
digit

least significant  
digit

## Binary (base 2) system

$$\begin{array}{c} 1 \ 0 \ 1 \ 1 \ 1 \\ \swarrow \quad | \quad | \quad | \quad \searrow \\ 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \end{array} \quad 1 \ 0 \ 1 \ 1 \ 1 = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

= 23 (in decimal)

\* Bits: 0,1

\* example: 100110

most significant  
bit (MSB)

least significant  
bit (LSB)

# Addition of binary numbers

Decimal (base 10) system

	$10^4$	$10^3$	$10^2$	$10^1$	$10^0$	weight
		3	1	7	9	first number
+		8	0	1	5	second number
	1			1		carry
<hr/>						
	1	1	1	9	4	sum

# Addition of binary numbers

## Decimal (base 10) system

	$10^4$	$10^3$	$10^2$	$10^1$	$10^0$	weight
		3	1	7	9	first number
+		8	0	1	5	second number
	1			1		carry
<hr/>						
	1	1	1	9	4	sum

## Binary (base 2) system

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number (dec. 11)
+		1	1	1	0	second number (dec. 14)
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum (dec. 25)

# Addition of binary numbers

## Decimal (base 10) system

	$10^4$	$10^3$	$10^2$	$10^1$	$10^0$	weight
		3	1	7	9	first number
+		8	0	1	5	second number
	1			1		carry
<hr/>						
	1	1	1	9	4	sum

## Binary (base 2) system

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number (dec. 11)
+		1	1	1	0	second number (dec. 14)
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum (dec. 25)

\*  $0 + 1 = 1 + 0 = 1 \rightarrow S = 1, C = 0$



# Addition of binary numbers

## Decimal (base 10) system

	$10^4$	$10^3$	$10^2$	$10^1$	$10^0$	weight
		3	1	7	9	first number
+		8	0	1	5	second number
	1			1		carry
<hr/>						
	1	1	1	9	4	sum

## Binary (base 2) system

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number (dec. 11)
+		1	1	1	0	second number (dec. 14)
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum (dec. 25)

\*  $0 + 1 = 1 + 0 = 1 \rightarrow S = 1, C = 0$

\*  $1 + 1 = 10 \text{ (dec. 2)} \rightarrow S = 0, C = 1$

# Addition of binary numbers

## Decimal (base 10) system

	$10^4$	$10^3$	$10^2$	$10^1$	$10^0$	weight
		3	1	7	9	first number
+		8	0	1	5	second number
	1			1		carry
<hr/>						
	1	1	1	9	4	sum

## Binary (base 2) system

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number (dec. 11)
+		1	1	1	0	second number (dec. 14)
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum (dec. 25)

\*  $0 + 1 = 1 + 0 = 1 \rightarrow S = 1, C = 0$

\*  $1 + 1 = 10$  (dec. 2)  $\rightarrow S = 0, C = 1$

\*  $1 + 1 + 1 = 11$  (dec. 3)  $\rightarrow S = 1, C = 1$

# Addition of binary numbers

example

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number
+		1	1	1	0	second number
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum

# Addition of binary numbers

## example

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number
+		1	1	1	0	second number
	1	1	1			carry
<hr/>						
	1	1	0	0	1	sum

## general procedure

	$2^N$		$2^2$	$2^1$	$2^0$	weight
	$A_N$	$\dots$	$A_2$	$A_1$	$A_0$	first number
+	$B_N$	$\dots$	$B_2$	$B_1$	$B_0$	second number
	$C_N$	$C_{N-1}$	$\dots$	$C_1$	$C_0$	carry
<hr/>						
	$S_N$		$S_2$	$S_1$	$S_0$	sum


# Addition of binary numbers

example

$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
	1	0	1	1	first number
+	1	1	1	0	second number
1	1	1			carry
1	1	0	0	1	sum

general procedure

$2^N$	$\dots$	$2^2$	$2^1$	$2^0$	weight
$A_N$	$\dots$	$A_2$	$A_1$	$A_0$	first number
$B_N$	$\dots$	$B_2$	$B_1$	$B_0$	second number
$C_N$	$C_{N-1}$	$\dots$	$C_1$	$C_0$	carry
$S_N$	$\dots$	$S_2$	$S_1$	$S_0$	sum




# Addition of binary numbers

example

	$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
		1	0	1	1	first number
+		1	1	1	0	second number
	1	1	1			carry
	1	1	0	0	1	sum

general procedure

	$2^N$			$2^2$	$2^1$	$2^0$	weight
	$A_N$	$\dots$		$A_2$	$A_1$	$A_0$	first number
+	$B_N$	$\dots$		$B_2$	$B_1$	$B_0$	second number
	$C_N$	$C_{N-1}$	$\dots$	$C_1$	$C_0$		carry
	$S_N$			$S_2$	$S_1$	$S_0$	sum




- \* The rightmost block (corresponding to the LSB) adds two bits  $A_0$  and  $B_0$ ; there is no input carry. This block is called a “half adder.”

# Addition of binary numbers


example					
$2^4$	$2^3$	$2^2$	$2^1$	$2^0$	weight
	1	0	1	1	first number
+		1	1	0	second number
	1	1			carry
1	1	0	0	1	sum

general procedure					
$2^N$		$2^2$	$2^1$	$2^0$	weight
$A_N$	$\dots$	$A_2$	$A_1$	$A_0$	first number
$B_N$	$\dots$	$B_2$	$B_1$	$B_0$	second number
$C_N$	$C_{N-1}$	$\dots$	$C_1$	$C_0$	carry
$S_N$		$S_2$	$S_1$	$S_0$	sum



- \* The rightmost block (corresponding to the LSB) adds two bits  $A_0$  and  $B_0$ ; there is no input carry. This block is called a “half adder.”
- \* Each of the subsequent blocks adds three bits ( $A_i$ ,  $B_i$ ,  $C_{i-1}$ ) and is called a “full adder.”


# Half adder implementation



A	B	S	$C_o$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



# Half adder implementation




A	B	S	C <sub>o</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$S = \overline{A}B + A\overline{B} = A \oplus B$$

$$C_o = AB$$

# Half adder implementation




A	B	S	C <sub>o</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = \overline{A}B + A\overline{B} = A \oplus B$$

$$C_o = AB$$

Implementation 1



# Half adder implementation




A	B	S	C <sub>0</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = \bar{A}B + A\bar{B} = A \oplus B$$

$$C_0 = AB$$


Implementation 1



Implementation 2




# Full adder implementation



A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Full adder implementation




A	B	$C_i$	S	$C_o$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

S:

$C_i \backslash AB$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = \overline{A}B\overline{C_i} + A\overline{B}\overline{C_i} + \overline{A}\overline{B}C_i + ABC_i$$

# Full adder implementation



A	B	$C_i$	S	$C_o$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

S:

$C_i \backslash AB$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = \overline{A}\overline{B}C_i + A\overline{B}\overline{C_i} + \overline{A}B\overline{C_i} + ABC_i$$

$C_o$ :

$C_i \backslash AB$	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_o = AB + BC_i + AC_i$$

# Implementation of functions with only NAND gates


The NOT, AND, OR operations can be realised by using only NAND gates:

# Implementation of functions with only NAND gates

The NOT, AND, OR operations can be realised by using only NAND gates:

NOT

$$\bar{A} = \overline{A \cdot A}$$






# Implementation of functions with only NAND gates

The NOT, AND, OR operations can be realised by using only NAND gates:


NOT

$$\bar{A} = \overline{A \cdot A}$$



AND

$$A \cdot B = \overline{\overline{A \cdot B}}$$




# Implementation of functions with only NAND gates

The NOT, AND, OR operations can be realised by using only NAND gates:


NOT

$$\bar{A} = \overline{A \cdot A}$$




AND

$$A \cdot B = \overline{\overline{A \cdot B}}$$



OR

$$A + B = \overline{\overline{A \cdot B}}$$



## Implementation of functions with only NAND gates

Implement  $Y = AB + BC\overline{D} + \overline{A}D$  using only NAND gates.

## Implementation of functions with only NAND gates

Implement  $Y = AB + BC\overline{D} + \overline{A}D$  using only NAND gates.

$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A \cdot B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = AB + BCD + \overline{A}D$  using only NAND gates.

$$Y = \overline{\overline{AB} \cdot \overline{BCD} \cdot \overline{\overline{A}D}}$$

$$\overline{A} = \overline{A \cdot A}$$


$$A \cdot B = \overline{\overline{A \cdot B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = AB + BCD + \overline{A}D$  using only NAND gates.

$$Y = \overline{\overline{AB} \cdot \overline{BCD} \cdot \overline{\overline{A}D}}$$



$$\overline{A} = \overline{A \cdot A}$$


$$A \cdot B = \overline{\overline{A \cdot B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = AB + BCD + \overline{A}D$  using only NAND gates.

$$Y = \overline{\overline{AB} \cdot \overline{BCD} \cdot \overline{\overline{A}D}}$$



$$\overline{A} = \overline{A \cdot A}$$


$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = AB + BC\bar{D} + \bar{A}D$  using only NAND gates.

$$Y = \overline{\overline{AB} \cdot \overline{BC\bar{D}} \cdot \overline{\bar{A}D}}$$



$$\bar{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A \cdot B}}$$


$$A + B = \overline{\bar{A} \cdot \bar{B}}$$



## Implementation of functions with only NAND gates

Implement  $Y = AB + BCD + \overline{A}D$  using only NAND gates.

$$Y = \overline{\overline{AB} \cdot \overline{BCD} \cdot \overline{\overline{A}D}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A \cdot B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A \cdot B}}$$

$$A + B = \overline{\overline{A \cdot B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$

$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$


$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$


$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$


## Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$

$$= \overline{\overline{\overline{A} \cdot \overline{B}} \cdot \overline{C}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$


# Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$

$$= \overline{\overline{\overline{A} \cdot \overline{B}} \cdot \overline{C}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$




# Implementation of functions with only NAND gates

Implement  $Y = A + B + C$  using only 2-input NAND gates.

$$Y = (A + B) + C$$

$$= \overline{\overline{(A + B)} \cdot \overline{C}}$$

$$= \overline{\overline{\overline{A} \cdot \overline{B}} \cdot \overline{C}}$$



$$\overline{A} = \overline{A \cdot A}$$

$$A \cdot B = \overline{\overline{A} \cdot \overline{B}}$$

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

## Implementation of functions with only NOR gates


The NOT, AND, OR operations can be realised by using only NOR gates:

# Implementation of functions with only NOR gates

The NOT, AND, OR operations can be realised by using only NOR gates:

NOT

$$\bar{A} = \overline{A + A}$$



# Implementation of functions with only NOR gates

The NOT, AND, OR operations can be realised by using only NOR gates:


NOT

$$\bar{A} = \overline{A + A}$$



AND

$$A \cdot B = \overline{\overline{A + B}}$$



# Implementation of functions with only NOR gates

The NOT, AND, OR operations can be realised by using only NOR gates:


NOT

$$\bar{A} = \overline{A + A}$$




AND

$$A \cdot B = \overline{\overline{A} + \overline{B}}$$




OR

$$A + B = \overline{\overline{A + B}}$$



# Implementation of functions with only NOR gates

The NOT, AND, OR operations can be realised by using only NOR gates:



Implementation of functions with only NOR (or only NAND) gates is more than a theoretical curiosity. There are chips which provide a “sea of gates” (say, NOR gates) which can be configured by the user (through programming) to implement functions.

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\overline{D} + \overline{A}D$  using only NOR gates.

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\overline{D} + \overline{A}D$  using only NOR gates.

$$\overline{A} = \overline{A + A}$$

$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\overline{A + B}}$$



## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\overline{D} + \overline{A}D$  using only NOR gates.

$$Y = \overline{\overline{AB + BC\overline{D} + \overline{A}D}}$$

$$\overline{A} = \overline{A + A}$$


$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\overline{A} + \overline{B}}$$

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\bar{D} + \bar{A}D$  using only NOR gates.

$$Y = \overline{\overline{AB + BC\bar{D} + \bar{A}D}}$$



$$\bar{A} = \overline{A + A}$$


$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\overline{A + B}}$$

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\bar{D} + \bar{A}D$  using only NOR gates.

$$\begin{aligned} Y &= \overline{\overline{AB + BC\bar{D} + \bar{A}D}} \\ &= \overline{(\overline{A + B}) + (\overline{B + \bar{C} + D}) + (\overline{A + D})} \end{aligned}$$



$$\bar{A} = \overline{A + A}$$


$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\overline{A} + \overline{B}}$$

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\bar{D} + \bar{A}D$  using only NOR gates.

$$\begin{aligned} Y &= \overline{\overline{AB + BC\bar{D} + \bar{A}D}} \\ &= \overline{(\overline{A + B}) + (\overline{B + C + D}) + (\overline{A + D})} \end{aligned}$$



$$\bar{A} = \overline{A + A}$$


$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\overline{A} + \overline{B}}$$

## Implementation of functions with only NOR gates

Implement  $Y = AB + BCD + \bar{A}D$  using only NOR gates.

$$Y = \overline{\overline{AB + BCD + \bar{A}D}}$$
$$= \overline{(\overline{A + B}) + (\overline{B + \bar{C} + D}) + (\overline{A + D})}$$



$$\bar{A} = \overline{A + A}$$


$$A + B = \overline{\overline{A + B}}$$

$$A \cdot B = \overline{\bar{A} + \bar{B}}$$

## Implementation of functions with only NOR gates

Implement  $Y = AB + BC\bar{D} + \bar{A}D$  using only NOR gates.

$$Y = \overline{\overline{AB + BC\bar{D} + \bar{A}D}}$$
$$= \overline{(\overline{A + B}) + (\overline{B + \bar{C} + D}) + (\overline{A + \bar{D}})}$$




$$\bar{A} = \overline{A + A}$$

$$A + B = \overline{\overline{A + B}}$$


$$A \cdot B = \overline{\bar{A} + \bar{B}}$$

# Multiplexers



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3

# Multiplexers




S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3

- \* A multiplexer or data selector (MUX in short) *selects* one of the  $2^N$  input lines, i.e., it makes the output Z equal to one of the input lines. In other words, a MUX *routes* one of the input lines to the output.




# Multiplexers




- \* A multiplexer or data selector (MUX in short) *selects* one of the  $2^N$  input lines, i.e., it makes the output Z equal to one of the input lines. In other words, a MUX *routes* one of the input lines to the output.

# Multiplexers




- \* A multiplexer or data selector (MUX in short) *selects* one of the  $2^N$  input lines, i.e., it makes the output Z equal to one of the input lines. In other words, a MUX *routes* one of the input lines to the output.
- \* Conceptually, a MUX may be thought of as  $2^N$  switches. For a given combination of the select inputs, only one of the switches closes (makes contact), and the others are open.


# Multiplexers




S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3



# Multiplexers



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3




- \* A 4-to-1 MUX can be implemented as,

$$Z = I_0 \overline{S_1} \overline{S_0} + I_1 \overline{S_1} S_0 + I_2 S_1 \overline{S_0} + I_3 S_1 S_0.$$


For a given combination of  $S_1$  and  $S_0$ , only one of the terms survives (the others being 0).

For example, with  $S_1 = 0$ ,  $S_0 = 1$ , we have  $Z = I_1$ .

# Multiplexers



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3



- \* A 4-to-1 MUX can be implemented as,


$$Z = I_0 \overline{S_1} \overline{S_0} + I_1 \overline{S_1} S_0 + I_2 S_1 \overline{S_0} + I_3 S_1 S_0.$$

For a given combination of  $S_1$  and  $S_0$ , only one of the terms survives (the others being 0).


For example, with  $S_1 = 0$ ,  $S_0 = 1$ , we have  $Z = I_1$ .

- \* Multiplexers are available as ICs, e.g., 74151 is an 8-to-1 MUX.

# Multiplexers



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3



- \* A 4-to-1 MUX can be implemented as,


$$Z = I_0 \overline{S_1} \overline{S_0} + I_1 \overline{S_1} S_0 + I_2 S_1 \overline{S_0} + I_3 S_1 S_0.$$

For a given combination of  $S_1$  and  $S_0$ , only one of the terms survives (the others being 0).

For example, with  $S_1 = 0$ ,  $S_0 = 1$ , we have  $Z = I_1$ .

- \* Multiplexers are available as ICs, e.g., 74151 is an 8-to-1 MUX.
- \* ICs with *arrays* of multiplexers (and other digital blocks) are also available. These blocks can be configured ("wired") by the user in a programmable manner to realise the functionality of interest.


## Active high and active low inputs/outputs



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3


Select inputs are active high.

## Active high and active low inputs/outputs



S1	S0	Z
0	0	I0
0	1	I1
1	0	I2
1	1	I3

Select inputs are active high.





$\overline{S1}$	$\overline{S0}$	Z
1	1	I0
1	0	I1
0	1	I2
0	0	I3



Select inputs are active low.



# Enable (E) pin





## Enable (E) pin





- \* Many digital ICs have an “Enable” (E) pin. If the Enable pin is active, the IC functions as desired; else, it is “disabled,” i.e., the outputs are set to some default values.

## Enable (E) pin




- \* Many digital ICs have an “Enable” (E) pin. If the Enable pin is active, the IC functions as desired; else, it is “disabled,” i.e., the outputs are set to some default values.
- \* The Enable pin can be active high or active low.

# Enable (E) pin




- \* Many digital ICs have an “Enable” (E) pin. If the Enable pin is active, the IC functions as desired; else, it is “disabled,” i.e., the outputs are set to some default values.
- \* The Enable pin can be active high or active low.
- \* If the Enable pin is active low, it is denoted by  $\overline{\text{Enable}}$  or  $\overline{E}$ . When  $\overline{E} = 0$ , the IC functions normally; else, it is disabled.

## Using two 8-to-1 MUXs to make a 16-to-1 MUX



S3	S2	S1	S0	X
0	0	0	0	D0
0	0	0	1	D1
0	0	1	0	D2
0	0	1	1	D3
0	1	0	0	D4
0	1	0	1	D5
0	1	1	0	D6
0	1	1	1	D7
1	0	0	0	D8
1	0	0	1	D9
1	0	1	0	D10
1	0	1	1	D11
1	1	0	0	D12
1	1	0	1	D13
1	1	1	0	D14
1	1	1	1	D15


## Using two 8-to-1 MUXs to make a 16-to-1 MUX



$S_3$	$S_2$	$S_1$	$S_0$	$X$
0	0	0	0	$D_0$
0	0	0	1	$D_1$
0	0	1	0	$D_2$
0	0	1	1	$D_3$
0	1	0	0	$D_4$
0	1	0	1	$D_5$
0	1	1	0	$D_6$
0	1	1	1	$D_7$
1	0	0	0	$D_8$
1	0	0	1	$D_9$
1	0	1	0	$D_{10}$
1	0	1	1	$D_{11}$
1	1	0	0	$D_{12}$
1	1	0	1	$D_{13}$
1	1	1	0	$D_{14}$
1	1	1	1	$D_{15}$

- \* When  $S_3$  is 0, the upper MUX is enabled, and the lower MUX is disabled (i.e.,  $X_2 = 0$ ).

## Using two 8-to-1 MUXs to make a 16-to-1 MUX



S3	S2	S1	S0	X
0	0	0	0	D0
0	0	0	1	D1
0	0	1	0	D2
0	0	1	1	D3
0	1	0	0	D4
0	1	0	1	D5
0	1	1	0	D6
0	1	1	1	D7
1	0	0	0	D8
1	0	0	1	D9
1	0	1	0	D10
1	0	1	1	D11
1	1	0	0	D12
1	1	0	1	D13
1	1	1	0	D14
1	1	1	1	D15

- \* When S3 is 0, the upper MUX is enabled, and the lower MUX is disabled (i.e.,  $X2 = 0$ ).
- \* When S3 is 1, the lower MUX is enabled, and the upper MUX is disabled (i.e.,  $X1 = 0$ ).

## Using MUXs to implement logical functions


Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.



## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.


A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
 $\rightarrow$  Make I9 = 1.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
 $\rightarrow$  Make I9 = 1.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
→ Make I9 = 1.
- \* Similarly, when  $\overline{A}B\overline{C}\overline{D} = 1$ , we want  $X = 1$ .  
→ Make I4 = 1.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
→ Make I9 = 1.
- \* Similarly, when  $\overline{A}B\overline{C}\overline{D} = 1$ , we want  $X = 1$ .  
→ Make I4 = 1.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
→ Make I9 = 1.
- \* Similarly, when  $\overline{A}B\overline{C}\overline{D} = 1$ , we want  $X = 1$ .  
→ Make I4 = 1.
- \* In all other cases, X should be 0.  
→ connect all other pins to 0.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
→ Make I9 = 1.
- \* Similarly, when  $\overline{A}B\overline{C}\overline{D} = 1$ , we want  $X = 1$ .  
→ Make I4 = 1.
- \* In all other cases,  $X$  should be 0.  
→ connect all other pins to 0.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using a 16-to-1 MUX.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



- \* When  $A\overline{B}\overline{C}D = 1$ , we want  $X = 1$ .  
 $A\overline{B}\overline{C}D = 1 \rightarrow A = 1, B = 0, C = 0, D = 1$ ,  
i.e., the input line corresponding to 1001 (I9)  
gets selected.  
→ Make I9 = 1.
- \* Similarly, when  $\overline{A}B\overline{C}\overline{D} = 1$ , we want  $X = 1$ .  
→ Make I4 = 1.
- \* In all other cases,  $X$  should be 0.  
→ connect all other pins to 0.
- \* In this example, since the truth table is organized in terms of  $ABCD$ , with  $A$  as the MSB and  $D$  as the LSB (the same order in which  $A, B, C, D$  are connected to the select pins), the design is simple: The expected output for 0000, 0001, 0010, etc. is applied to pins I0, I1, I2, etc., respectively.




## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.

## Using MUXs to implement logical functions

Implement  $X = A\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D}$  using an 8-to-1 MUX.


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	$\bar{D}$
0	1	1	0
1	0	0	D
1	0	1	0
1	1	0	0
1	1	1	0



## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.

A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	$\overline{D}$
0	1	1	0
1	0	0	D
1	0	1	0
1	1	0	0
1	1	1	0




- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	$\overline{D}$
0	1	1	0
1	0	0	D
1	0	1	0
1	1	0	0
1	1	1	0



- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.

## Using MUXs to implement logical functions


Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.



- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.
- \* When  $\overline{A}B\overline{C} = 1$ , i.e.,  $A = 0, B = 1, C = 0$ , we have  $X = \overline{D}$ .  
→ connect the input line corresponding to 010 (I2) to  $\overline{D}$ .

## Using MUXs to implement logical functions


Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.



- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.
- \* When  $\overline{A}B\overline{C} = 1$ , i.e.,  $A = 0, B = 1, C = 0$ , we have  $X = \overline{D}$ .  
→ connect the input line corresponding to 010 (I2) to  $\overline{D}$ .

## Using MUXs to implement logical functions


Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.



- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.
- \* When  $\overline{A}B\overline{C} = 1$ , i.e.,  $A = 0, B = 1, C = 0$ , we have  $X = \overline{D}$ .  
→ connect the input line corresponding to 010 (I2) to  $\overline{D}$ .
- \* In all other cases, X should be 0.  
→ connect all other pins to 0.

## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.




- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.
- \* When  $\overline{A}B\overline{C} = 1$ , i.e.,  $A = 0, B = 1, C = 0$ , we have  $X = \overline{D}$ .  
→ connect the input line corresponding to 010 (I2) to  $\overline{D}$ .
- \* In all other cases, X should be 0.  
→ connect all other pins to 0.



## Using MUXs to implement logical functions

Implement  $X = A\overline{B}\overline{C}D + \overline{A}B\overline{C}\overline{D}$  using an 8-to-1 MUX.



- \* When  $A\overline{B}\overline{C} = 1$ , i.e.,  $A = 1, B = 0, C = 0$ , we have  $X = D$ .  
→ connect the input line corresponding to 100 (I4) to D.
- \* When  $\overline{A}B\overline{C} = 1$ , i.e.,  $A = 0, B = 1, C = 0$ , we have  $X = \overline{D}$ .  
→ connect the input line corresponding to 010 (I2) to  $\overline{D}$ .
- \* In all other cases, X should be 0.  
→ connect all other pins to 0.
- \* Home work: Implement the same function (X) with  $S2 = B, S1 = C, S0 = D$ .

## Using MUXs to implement logical functions


Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.


A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.


A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



# Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




\* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I_0 = \overline{D}$ .

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




\* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I_0 = \overline{D}$ .

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




\* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I_0 = \overline{D}$ .

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I0 = \overline{D}$ .
- \* When  $ABC = 001$ ,  $X = 1 \rightarrow I1 = 1$ , and so on.



## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I0 = \overline{D}$ .
- \* When  $ABC = 001$ ,  $X = 1 \rightarrow I1 = 1$ , and so on.

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.

A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0




- \* When  $ABC = 000$ ,  $X = \bar{D} \rightarrow I0 = \bar{D}$ .
- \* When  $ABC = 001$ ,  $X = 1 \rightarrow I1 = 1$ , and so on.

## Using MUXs to implement logical functions

Implement the function  $X$  with the following truth table using an 8-to-1 MUX.


A	B	C	D	X
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



- \* When  $ABC = 000$ ,  $X = \overline{D} \rightarrow I0 = \overline{D}$ .
- \* When  $ABC = 001$ ,  $X = 1 \rightarrow I1 = 1$ , and so on.
- \* Home work: repeat with  $S2 = B$ ,  $S1 = C$ ,  $S0 = D$ .


# Demultiplexers

S2	S1	S0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



# Demultiplexers


S2	S1	S0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



- \* A demultiplexer takes a *single* input (*I*) and *routes* it to one of the output lines (*O0, O1, ...*).

# Demultiplexers


S2	S1	S0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



- \* A demultiplexer takes a *single* input ( $I$ ) and *routes* it to one of the output lines ( $O0, O1, \dots$ ).
- \* For  $N$  Select inputs ( $S0, S1, \dots$ ), the number of output lines is  $2^N$ .


# Demultiplexers

S2	S1	S0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




- \* A demultiplexer takes a *single* input ( $I$ ) and *routes* it to one of the output lines ( $O0, O1, \dots$ ).
- \* For  $N$  Select inputs ( $S0, S1, \dots$ ), the number of output lines is  $2^N$ .
- \* Conceptually, a DEMUX can be thought of as  $2^N$  switches. For a given combination of the Select inputs, only one of the switches is closed, all others being open.

## Demultiplexer: gate-level diagram






# Decoders




# Decoders




- \* For each input combination, only one output line is active (which means 0 or 1, depending on whether the outputs are active low or active high).

# Decoders




- \* For each input combination, only one output line is active (which means 0 or 1, depending on whether the outputs are active low or active high).
- \* Since there are  $2^N$  input combinations, there could be  $2^N$  output lines, i.e.,  $M = 2^N$ . However, there are decoders with  $M < 2^N$  as well.

## 3-to-8 decoder (1-of-8 decoder)




A2	A1	A0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

## BCD-to-decimal decoder



$A_3$	$A_2$	$A_1$	$A_0$	Active output
0	0	0	0	$\overline{O_0}$
0	0	0	1	$\overline{O_1}$
0	0	1	0	$\overline{O_2}$
0	0	1	1	$\overline{O_3}$
0	1	0	0	$\overline{O_4}$
0	1	0	1	$\overline{O_5}$
0	1	1	0	$\overline{O_6}$
0	1	1	1	$\overline{O_7}$
1	0	0	0	$\overline{O_8}$
1	0	0	1	$\overline{O_9}$
1	0	1	0	none
1	0	1	1	none
1	1	0	0	none
1	1	0	1	none
1	1	1	0	none
1	1	1	1	none


# BCD-to-decimal decoder





$A_3$	$A_2$	$A_1$	$A_0$	Active output
0	0	0	0	$\overline{O_0}$
0	0	0	1	$\overline{O_1}$
0	0	1	0	$\overline{O_2}$
0	0	1	1	$\overline{O_3}$
0	1	0	0	$\overline{O_4}$
0	1	0	1	$\overline{O_5}$
0	1	1	0	$\overline{O_6}$
0	1	1	1	$\overline{O_7}$
1	0	0	0	$\overline{O_8}$
1	0	0	1	$\overline{O_9}$
1	0	1	0	none
1	0	1	1	none
1	1	0	0	none
1	1	0	1	none
1	1	1	0	none
1	1	1	1	none

- \* Note that the combinations  $A_3A_2A_1A_0 = 1010$  onwards are “don’t care” conditions since a BCD (binary coded decimal) number is expected to be less than 1010 (i.e., decimal 10).

# BCD-to-7 segment decoder




# BCD-to-7 segment decoder



\* The resistors serve to limit the diode current. For  $V_{CC} = 5\text{ V}$ ,  $V_D = 2\text{ V}$ , and  $I_D = 10\text{ mA}$ ,  $R = 300\ \Omega$ .




## BCD-to-7 segment decoder




- \* The resistors serve to limit the diode current. For  $V_{CC} = 5\text{ V}$ ,  $V_D = 2\text{ V}$ , and  $I_D = 10\text{ mA}$ ,  $R = 300\ \Omega$ .
- \* Home work: Write the truth table for  $\bar{c}$  (in terms of  $D, C, B, A$ ). Obtain a minimized expression for  $\bar{c}$  using a K map.

# Encoders




# Encoders




- \* Only one input line is assumed to be active. The (unique) binary number corresponding to the active input line appears at the output pins.

# Encoders



- \* Only one input line is assumed to be active. The (unique) binary number corresponding to the active input line appears at the output pins.
- \* The  $N$  output lines can represent  $2^N$  binary numbers, each corresponding to one of the  $M$  input lines, i.e., we can have  $M = 2^N$ . Some encoders have  $M < 2^N$ .


# Encoders



- \* Only one input line is assumed to be active. The (unique) binary number corresponding to the active input line appears at the output pins.
- \* The  $N$  output lines can represent  $2^N$  binary numbers, each corresponding to one of the  $M$  input lines, i.e., we can have  $M = 2^N$ . Some encoders have  $M < 2^N$ .
- \* As an example, for  $N = 3$ , we can have a maximum of  $2^3 = 8$  input lines.

# Encoders


8-to-3 encoder example



A0	A1	A2	A3	A4	A5	A6	A7	O2	O1	O0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

# Encoders

8-to-3 encoder example




A0	A1	A2	A3	A4	A5	A6	A7	O2	O1	O0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

\* Note that only one of the input lines is assumed to be active.

# Encoders

8-to-3 encoder example




A0	A1	A2	A3	A4	A5	A6	A7	O2	O1	O0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

- \* Note that only one of the input lines is assumed to be active.
- \* What if two input lines become simultaneously active?  
→ There are “priority encoders” which assign a *priority* to each of the input lines.




## 74147 decimal-to-BCD priority encoder



$\overline{A_1}$	$\overline{A_2}$	$\overline{A_3}$	$\overline{A_4}$	$\overline{A_5}$	$\overline{A_6}$	$\overline{A_7}$	$\overline{A_8}$	$\overline{A_9}$	$\overline{O_3}$	$\overline{O_2}$	$\overline{O_1}$	$\overline{O_0}$
1	1	1	1	1	1	1	1	1	1	1	1	1
X	X	X	X	X	X	X	X	0	0	1	1	0
X	X	X	X	X	X	X	0	1	0	1	1	1
X	X	X	X	X	X	0	1	1	1	0	0	0
X	X	X	X	X	0	1	1	1	1	0	0	1
X	X	X	X	0	1	1	1	1	1	0	1	0
X	X	X	0	1	1	1	1	1	1	0	1	1
X	X	0	1	1	1	1	1	1	1	1	0	0
X	0	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	0

## 74147 decimal-to-BCD priority encoder




$\overline{A_1}$	$\overline{A_2}$	$\overline{A_3}$	$\overline{A_4}$	$\overline{A_5}$	$\overline{A_6}$	$\overline{A_7}$	$\overline{A_8}$	$\overline{A_9}$	$\overline{O_3}$	$\overline{O_2}$	$\overline{O_1}$	$\overline{O_0}$
1	1	1	1	1	1	1	1	1	1	1	1	1
X	X	X	X	X	X	X	X	0	0	1	1	0
X	X	X	X	X	X	X	0	1	0	1	1	1
X	X	X	X	X	X	0	1	1	1	0	0	0
X	X	X	X	X	0	1	1	1	1	0	0	1
X	X	X	X	0	1	1	1	1	1	0	1	0
X	X	X	0	1	1	1	1	1	1	0	1	1
X	X	0	1	1	1	1	1	1	1	1	0	0
X	0	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	0

- \* Note that the higher input lines get priority over the lower ones.

For example,  $\overline{A_7}$  gets priority over  $\overline{A_1}$ ,  $\overline{A_2}$ ,  $\overline{A_3}$ ,  $\overline{A_4}$ ,  $\overline{A_5}$ ,  $\overline{A_6}$ . If  $\overline{A_7}$  is active (low), the binary output is 1000 (i.e., 0111 inverted bit-by-bit) which corresponds to decimal 7, *irrespective of*  $\overline{A_1}$ ,  $\overline{A_2}$ ,  $\overline{A_3}$ ,  $\overline{A_4}$ ,  $\overline{A_5}$ ,  $\overline{A_6}$ .

## 74147 decimal-to-BCD priority encoder



$\overline{A_1}$	$\overline{A_2}$	$\overline{A_3}$	$\overline{A_4}$	$\overline{A_5}$	$\overline{A_6}$	$\overline{A_7}$	$\overline{A_8}$	$\overline{A_9}$	$\overline{O_3}$	$\overline{O_2}$	$\overline{O_1}$	$\overline{O_0}$
1	1	1	1	1	1	1	1	1	1	1	1	1
X	X	X	X	X	X	X	X	0	0	1	1	0
X	X	X	X	X	X	X	0	1	0	1	1	1
X	X	X	X	X	X	0	1	1	1	0	0	0
X	X	X	X	X	0	1	1	1	1	0	0	1
X	X	X	X	0	1	1	1	1	1	0	1	0
X	X	X	0	1	1	1	1	1	1	0	1	1
X	X	0	1	1	1	1	1	1	1	1	0	0
X	0	1	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	1	0

- \* Note that the higher input lines get priority over the lower ones.  
For example,  $\overline{A_7}$  gets priority over  $\overline{A_1}$ ,  $\overline{A_2}$ ,  $\overline{A_3}$ ,  $\overline{A_4}$ ,  $\overline{A_5}$ ,  $\overline{A_6}$ . If  $\overline{A_7}$  is active (low), the binary output is 1000 (i.e., 0111 inverted bit-by-bit) which corresponds to decimal 7, *irrespective of*  $\overline{A_1}$ ,  $\overline{A_2}$ ,  $\overline{A_3}$ ,  $\overline{A_4}$ ,  $\overline{A_5}$ ,  $\overline{A_6}$ .
- \* The lower input lines are therefore shown as “don’t care” (X) conditions.