POST GRADUATE THESIS SUPERVISION :

co-guide : Prof. M.K. Achuthan, EE dept, IIT Madras   Ser. No.     name of student                   title of thesis                master's level                     year
  1. Mr. D.M. Jagdeesha, "Design and Implementation of a Bidirectional 8-bit Binary - BCD converter on an LSI chip using Computer Aids", (M.Tech.)

    2. 1982, EE dept, IIT Madras
  2. Mr.Ganesan " Indian script generation logic" (M.Tech),

    3. 1982, EE dept, IIT Madras
  3. Mr. Brahmaji " CRT controller logic " (M.Tech)

    4. 1982, EE dept, IIT Madras
  4. Mr. Mallikarjun " Systolic Array Processor for Signal Processing " (M.Tech)

    5. 1983, EE dept, IIT Madras
  5. Mr. B.S.Raman "A microprocessor interface chip for X-Y Plotter application" (M.Tech.)

    6. 1984, EE dept, IIT Madras
  6. Mr. P.K.Banerjee and D.Roychoudhuri "Switch Capacitor Filter - CAD and Design of Follow the Leader Filter" (M.Tech)

    7. 1984, EE dept, IIT Madras
  7. Mr. S.Roy "Gate Array Realization of Alarm Annunciator sequences" (M.Tech)

    8. 1984, EE dept, IIT Madras
     
     

    Go back to Teach LSI/VLSI Course at IIT Madras (1981-84)

    Go back to Teach Taguchi and TRIZ Methods

    Go back to Apte's web-page