

C2000[™] Piccolo[™] Workshop

Workshop Guide and Lab Manual





Important Notice

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2009 Texas Instruments Incorporated

Revision History

September 2009 - Revision 1.0

Mailing Address

Texas Instruments Training Technical Organization 7839 Churchill Way M/S 3984 Dallas, Texas 75251-1903

C2000[™] Piccolo[™] Workshop



Introductions



C2000[™] Piccolo[™] Workshop Outline



C2000[™] Experimenter Kit



Introduction

This architectural overview introduces the basic architecture of the C2000TM PiccoloTM series of microcontrollers from Texas Instruments. The PiccoloTM series adds a new level of general purpose processing ability unseen in any previous DSP/MCU chips. The C2000TM is ideal for applications combining digital signal processing, microcontroller processing, efficient C code execution, and operating system tasks.

Unless otherwise noted, the terms C28x, F28x and F2803x refer to TMS320F2803x devices throughout the remainder of these notes. For specific details and differences please refer to the device data sheet and user's guide.

Learning Objectives

When this module is complete, you should have a basic understanding of the F28x architecture and how all of its components work together to create a high-end, uniprocessor control system.



Module Topics

Architecture Overview	
Module Topics	
What is the TMS320C2000 [™] ?	
TMS320C2000 [™] Internal Bussing	
F28x CPU	
Special Instructions	
Pipeline Advantage	1-7
Memory	
Memory Map	
Code Security Module (CSM)	1-9
Peripherals	1-9
Fast Interrupt Response	1-10
F28x Mode	1-11
Reset	1-12
Summary	1-13

What is the TMS320C2000™?

The TMS320C2000[™] is a 32-bit fixed point microcontroller that specializes in high performance control applications such as, robotics, industrial automation, mass storage devices, lighting, optical networking, power supplies, and other control applications needing a single processor to solve a high performance application.



The F2803x architecture can be divided into 3 functional blocks:

- CPU and busing
- Memory
- Peripherals

TMS320C2000[™] Internal Bussing

As with many DSP-type devices, multiple busses are used to move data between the memories and peripherals and the CPU. The F28x memory bus architecture contains:

- A program read bus (22-bit address line and 32-bit data line)
- A data read bus (32-bit address line and 32-bit data line)
- A data write bus (32-bit address line and 32-bit data line)



The 32-bit-wide data busses enable single cycle 32-bit operations. This multiple bus architecture, known as a Harvard Bus Architecture enables the F28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and memories are attached to the memory bus and will prioritize memory accesses.

F28x CPU

The F28x is a highly integrated, high performance solution for demanding control applications. The F28x is a cross between a general purpose microcontroller and a digital signal processor, balancing the code density of a RISC processor and the execution speed of a DSP with the architecture, firmware, and development tools of a microcontroller.

The DSP features include a modified Harvard architecture and circular addressing. The RISC features are single-cycle instruction execution, register-to-register operations, and a modified Harvard architecture. The microcontroller features include ease of use through an intuitive instruction set, byte packing and unpacking, and bit manipulation.



The F28x design supports an efficient C engine with hardware that allows the C compiler to generate compact code. Multiple busses and an internal register bus allow an efficient and flexible way to operate on the data. The architecture is also supported by powerful addressing modes, which allow the compiler as well as the assembly programmer to generate compact code that is almost one to one corresponded to the C code.

The F28x is as efficient in DSP math tasks as it is in system control tasks. This efficiency removes the need for a second processor in many systems. The 32 x 32-bit MAC capabilities of the F28x and its 64-bit processing capabilities, enable the F28x to efficiently handle higher numerical resolution problems that would otherwise demand a more expensive solution. Along with this is the capability to perform two 16 x 16-bit multiply accumulate instructions simultaneously or Dual MACs (DMAC). Also, some devices feature a floating-point unit.

The, F28x is source code compatible with the 24x/240x devices and previously written code can be reassembled to run on a F28x device, allowing for migration of existing code onto the F28x.

Special Instructions



Atomics are small common instructions that are non-interuptable. The atomic ALU capability supports instructions and code that manages tasks and processes. These instructions usually execute several cycles faster than traditional coding.

Pipeline Advantage



The F28x uses a special 8-stage protected pipeline to maximize the throughput. This protected pipeline prevents a write to and a read from the same location from occurring out of order.

This pipelining also enables the F28x to execute at high speeds without resorting to expensive high-speed memories. Special branch-look-ahead hardware minimizes the latency for conditional discontinuities. Special store conditional operations further improve performance.

Memory

The memory space on the F28x is divided into program memory and data memory. There are several different types of memory available that can be used as both program memory and data memory. They include the flash memory, single access RAM (SARAM), OTP, and Boot ROM which is factory programmed with boot software routines or standard tables used in math related algorithms.

Memory Map

The F28x CPU contains no memory, but can access memory on chip. The F28x uses 32-bit data addresses and 22-bit program addresses. This allows for a total address reach of 4G words (1 word = 16-bits) in data memory and 4M words in program memory. Memory blocks on all F28x designs are uniformly mapped to both program and data space.

This memory map shows the different blocks of memory available to the program and data space.

0x000000 Data Program	
0x000400 M1 SARAM (1Kw)	ADC / OSC cal. data
0x000800	0x3D8000 reserved
0x000E00 PIE Vectors (256 w) 0x000E00 PF 0 (6Kw)	FLASH (64Kw)
	PASSWORDS (8w)
0x007000 PF1 (4Kw)	L0 SARAM (2Kw)
0x008000 PF 2 (4Kw)	0x3FF000 reserved
0x008800 L0 SARAM (2Kw)	Boot ROM (8Kw)
0x008C00 L1 DPSARAM (1Kw)	0x3FFFC0 BROM Vectors (64w)
0x009000	Data Program
0x00A000 L3 DPSARAM (4Kw)	
0x3D7800	
0x3D7C00	Dual Mapped: L0
0x3D7C80 reserved	

Code Security Module (CSM)



Peripherals

The F28x comes with many built in peripherals optimized to support control applications. These peripherals vary depending on which F28x device you choose.

LIN

- ePWM SPI
- eCAP SCI
- eQEP I2C
- Analog-to-Digital Converter
- Watchdog Timer
 CAN
 - CLA GPIO

Fast Interrupt Response

The fast interrupt response, with automatic context save of critical registers, resulting in a device that is capable of servicing many asynchronous events with minimal latency. F28x implements a zero cycle penalty to do 14 registers context saved and restored during an interrupt. This feature helps reduces the interrupt service routine overheads.



F28x Mode

The F28x is one of several members of the TMS320 microcontroller family. The F28x is source code compatable with the 24x/240x devices and previously written code can be reassembled to run on a F28x device. This allows for migration of existing code onto the F28x.

F28x Operating Modes			
Mode Type	Mode OBJMODE	Bits AMODE	Compiler Option
C28x Native Mode	1	0	-v28
C24x Compatible Mode	1	1	-v28 –m20
Test Mode (default)	0	0	
Reserved	0	1	

- Almost all uses will run in C28x Native Mode
- ◆ The bootloader will automatically select C28x Native Mode after reset
- C24x compatible mode is mostly for backwards compatibility with an older processor family

Reset



Summary

Summary

- High performance 32-bit CPU
- ♦ 32x32 bit or dual 16x16 bit MAC
- Hardware Control Law Accelerator (CLA)
- ♦ Atomic read-modify-write instructions
- Fast interrupt response manager
- 64Kw on-chip flash memory
- Code security module (CSM)
- Control peripherals
- 12-bit ADC module
- ♦ Comparators
- Up to 44 shared GPIO pins
- Communications peripherals

Programming Development Environment

Introduction

This module will explain how to use Code Composer Studio (CCS) integrated development environment (IDE) tools to develop a program. Creating projects and setting building options will be covered. Use and the purpose of the linker command file will be described.

Learning Objectives



Module Topics

Programming Development Environment	
Module Topics	
Code Composer Studio	
Software Development and COFF Concepts	
Projects	
Build Options	
Creating a Linker Command File	
Sections	
Linker Command Files (. cmd)	2-12
Memory-Map Description	2-12
Section Placement	2-14
Exercise 2	2-15
Summary: Linker Command File	2-16
Lab 2: Linker Command File	2-17
Solutions	2-22

Code Composer Studio

Software Development and COFF Concepts

In an effort to standardize the software development process, TI uses the Common Object File Format (COFF). COFF has several features which make it a powerful software development system. It is most useful when the development task is split between several programmers.

Each file of code, called a *module*, may be written independently, including the specification of all resources necessary for the proper operation of the module. Modules can be written using Code Composer Studio (CCS) or any text editor capable of providing a simple ASCII file output. The expected extension of a source file is .ASM for *assembly* and .C for *C programs*.



Code Composer Studio includes a built-in editor, compiler, assembler, linker, and an automatic build process. Additionally, tools to connect file input and output, as well as built-in graph displays for output are available. Other features can be added using the plug-ins capability

Numerous modules are joined to form a complete program by using the *linker*. The linker efficiently allocates the resources available on the device to each module in the system. The linker uses a command (.CMD) file to identify the memory resources and placement of where the various sections within each module are to go. Outputs of the linking process includes the linked object file (.OUT), which runs on the device, and can include a .MAP file which identifies where each linked section is located.

The high level of modularity and portability resulting from this system simplifies the processes of verification, debug and maintenance. The process of COFF development is presented in greater detail in the following paragraphs.

The concept of COFF tools is to allow modular development of software independent of hardware concerns. An individual assembly language file is written to perform a single task and may be linked with several other tasks to achieve a more complex total system.

Writing code in modular form permits code to be developed by several people working in parallel so the development cycle is shortened. Debugging and upgrading code is faster, since components of the system, rather than the entire system, is being operated upon. Also, new systems may be developed more rapidly if previously developed modules can be used in them.

Code developed independently of hardware concerns increases the benefits of modularity by allowing the programmer to focus on the code and not waste time managing memory and moving code as other code components grow or shrink. A linker is invoked to allocate systems hardware to the modules desired to build a system. Changes in any or all modules, when re-linked, create a new hardware allocation, avoiding the possibility of memory resource conflicts.



Projects

Code Composer works with a *project* paradigm. Essentially, within CCS you create a project for each executable program you wish to create. Projects store all the information required to build the executable. For example, it lists things like: the source files, the header files, the target system's memory-map, and program build options.



The project information is stored in a .PJT file, which is created and maintained by CCS. To create a new project, you need to select the **Project:New**... menu item.

Along with the main **Project** menu, you can also manage open projects using the right-click popup menu. Either of these menus allows you to **Add Files...** to a project. Of course, you can also drag-n-drop files onto the project from Windows Explorer.

Build Options

Project options direct the code generation tools (i.e. compiler, assembler, linker) to create code according to your system's needs. When you create a new project, CCS creates two sets of build options – called *Configurations*: one called *Debug*, the other *Release* (you might think of as Optimize).

To make it easier to choose build options, CCS provides a graphical user interface (GUI) for the various compiler options. Here's a sample of the *Debug* configuration options.

JOSB/1M5320C2000_0 - 1M53.	
ect Debug GEL Option Profile T	📕 Build Options for Example.pjt (Debug)
ww been per to Makefile port to Makefile dd Files to Project we sse urce Control mpile File Ctrl+F7 iiid F7 bouild All op Build dd Clean	General Compiler Linker DspBiosBuilder Link Order g-pdsw225-fr"tilProi_di/Nobug" -i"\05P2803x, headers\include" -inclassing Inclassing cla_support=cla0 Inclassing Inclassing Inclassing Category: Basic Target Version: C28xx (-v28) • Advanced (2) Feedback Generate Debug Info: Full Symbolic Debug (-g) • Paser Optimize for Speed (-mf): No • Opt Levet: None • Preprocessor Program Level Opt: None • •
onfigurations	Draginostics Specify CLA Support: cla0 (From Device Type 0)
ild Options	
e Specific Options 🔶	GUI has 8 pages of categories for code
oject Dependencies iow Project Dependencies iow File Dependencies an All File Dependencies	Controls many aspects of the build proce such as:
ecent Project Files	Optimization level
ow File Dependencies	Controls many aspects of the build such as: Optimization level

There is a one-to-one relationship between the items in the text box and the GUI check and dropdown box selections. Once you have mastered the various options, you can probably find yourself just typing in the options.

ild Options f	for Example.pjt (Debug)	? 🗙	•	GUI has 3 categorie
compli	er cancer Dishpinispriliger Fi			for linking
·c ·m".\Debug\l ·i"\IQmath\lib"	Example.map" -o".\Debug\Exam '-I'its2800_ml.lib" -I"IQmath.lib"	nple.out" -stack0x200 -w -x		 Specify various link options
Category:	Basic		•	No hug
Libraries	Output Module:		•	. Debug
Advanced Advanced (2)	Output Filename (-o):			means the directory
Advanced (3)	Man Filename (-m):	Debug\Example.out		called Debug one
	Autoinit Model:	un-Time Autoinitialization (-c 💌		level below the .pjt
	Heap Size (-heap):			file directory
	Far Heap Stack (-farheap):			
	Stack Size (-stack): 0x	200	•	\$(Proj_dir)\Debug
	Fill Value (-f):			is an equivalent
	Code Entry Point (-e):			expression

There are many linker options but these four handle all of the basic needs.

- -o <filename> specifies the output (executable) filename.
- -m <filename> creates a map file. This file reports the linker's results.
- -c tells the compiler to autoinitialize your global and static variables.
- -x tells the compiler to exhaustively read the libraries. Without this option libraries are searched only once, and therefore backwards references may not be resolved.

Default Build	Configurations
IF28035 XDS100USB/TMS320C2800_0 - TMS320C File Edit View Project Debug Image: Control of the second	For new projects, CCS automatically creates two build configurations: • Debug (unoptimized) • Release (optimized) Use the drop-down menu to quickly select the build configuration
Project Configurations Image: Configuration of Example.pit Done Example pit Add Add Release Set Active Help	 Add/Remove your own custom build configurations using <i>Project Configurations</i> Edit a configuration: Set it active Modify build options Save project

To help make sense of the many compiler options, TI provides two default sets of options (configurations) in each new project you create. The Release (optimized) configuration invokes the optimizer with -03 and disables source-level, symbolic debugging by omitting -g (which disables some optimizations to enable debug).

Creating a Linker Command File

Sections

Looking at a C program, you'll notice it contains both code and different kinds of data (global, local, etc.).



In the TI code-generation tools (as with any toolset based on the COFF – Common Object File Format), these various parts of a program are called *Sections*. Breaking the program code and data into various sections provides flexibility since it allows you to place code sections in ROM and variables in RAM. The preceding diagram illustrated four sections:

- Global Variables
- Initial Values for global variables
- Local Variables (i.e. the stack)
- Code (the actual instructions)

Following is a list of the sections that are created by the compiler. Along with their description, we provide the Section Name defined by the compiler.

nitialized	Sections	
Name	Description	Link Location
text	code	FLASH
cinit	initialization values for	FLASH
	global and static variables	
econst	constants (e.g. const int k = 3;)	FLASH
switch	tables for switch statements	FLASH
pinit	tables for global constructors (C++)	FLASH
Jninitialize	ed Sections	
lame	Description	Link Location
ebss	global and static variables	RAM
stack	stack space	low 64Kw RAM
esysmem	memory for far malloc functions	RAM

Sections of a C program must be located in different memories in your *target system*. This is the big advantage of creating the separate sections for code, constants, and variables. In this way, they can all be linked (located) into their proper memory locations in your target embedded system. Generally, they're located as follows:

Program Code (.text)

Program code consists of the sequence of instructions used to manipulate data, initialize system settings, etc. Program code must be defined upon system reset (power turn-on). Due to this basic system constraint it is usually necessary to place program code into non-volatile memory, such as FLASH or EPROM.

Constants (.cinit - initialized data)

Initialized data are those data memory locations defined at reset. It contains constants or initial values for variables. Similar to program code, constant data is expected to be valid upon reset of the system. It is often found in FLASH or EPROM (non-volatile memory).

Variables (.ebss – uninitialized data)

Uninitialized data memory locations can be changed and manipulated by the program code during runtime execution. Unlike program code or constants, uninitialized data or variables must reside in volatile memory, such as RAM. These memories can be modified and updated, supporting the way variables are used in math formulas, high-level languages, etc. Each variable must be declared with a directive to reserve memory to contain its value. By their nature, no value is assigned, instead they are loaded at runtime by the program



Linking code is a three step process:

- 1. Defining the various regions of memory (on-chip SARAM vs. FLASH vs. External Memory).
- 2. Describing what sections go into which memory regions
- 3. Running the linker with "build" or "rebuild"

Linker Command Files (.cmd)

The linker concatenates each section from all input files, allocating memory to each section based on its length and location as specified by the MEMORY and SECTIONS commands in the linker command file.



Memory-Map Description

The MEMORY section describes the memory configuration of the target system to the linker.

The format is: Name: origin = 0x????, length = 0x????

For example, if you placed a 64Kw FLASH starting at memory location 0x3E8000, it would read:

```
MEMORY
{
    FLASH: origin = 0x3E8000 , length = 0x010000
}
```

Each memory segment is defined using the above format. If you added MOSARAM and M1SARAM, it would look like:

```
MEMORY
{
    MOSARAM: origin = 0x000000 , length = 0x0400
    MISARAM: origin = 0x000400 , length = 0x0400
}
```

Remember that the DSP has two memory maps: *Program*, and *Data*. Therefore, the MEMORY description must describe each of these separately. The loader uses the following syntax to delineate each of these:

Linker Page	TI Definition
Page 0	Program
Page 1	Data

Section Placement

The SECTIONS section will specify how you want the sections to be distributed through memory. The following code is used to link the sections into the memory specified in the previous example:

```
SECTIONS
{
   .text:> FLASH PAGE 0
   .ebss:> M0SARAM PAGE 1
   .cinit:> FLASH PAGE 0
   .stack:> M1SARAM PAGE 1
}
```

The linker will gather all the code sections from all the files being linked together. Similarly, it will combine all 'like' sections.

Beginning with the first section listed, the linker will place it into the specified memory segment.

```
Linker Command File
MEMORY
{
                   /* Program Memory */
  PAGE 0:
             origin = 0x3E8000, length = 0x10000
   FLASH:
  PAGE 1:
                   /* Data Memory */
   MOSARAM: origin = 0 \times 000000, length = 0 \times 400
   M1SARAM: origin = 0 \times 000400, length = 0 \times 400
}
SECTIONS
{
   .text:>
                   FLASH
                               PAGE = 0
                               PAGE = 1
   .ebss:>
                   MOSARAM
   .cinit:>
                   FLASH
                               PAGE = 0
   .stack:>
                   M1SARAM
                               PAGE = 1
}
```

Exercise 2

 Exercise 2

 0x00 0000
 M0SARAM (0x400)
 0x00 0400 (M1SARAM (0x400)

 0x00 8000
 L0SARAM (0x800)
 0x3E 8000 (0x10000)

 FLASH (0x800)

 Generic F28x device

Looking at the following block diagram, and create a linker command file.

Fill in the blanks:

Exercise 2 - Command File				
MEMORY				
{				
PAGE_:		/* Prog	ram Memor	у */
:	(origin =	/	length =
:		/* Data	Memory *	/
:		origin = _	/	length =
		origin =	/	length =
		origin =	/	length =
}			-	_
SECTIONS				
{				
.text:	>	FLASH	PAGE =	0
.ebss:	>	MOSARAM	PAGE =	1
.cinit:	>	FLASH	PAGE =	0
.stack:	>	M1SARAM	PAGE =	1
}				
-				

Summary: Linker Command File

The linker command file (.cmd) contains the inputs — commands — for the linker. This information is summarized below:



Lab 2: Linker Command File

> Objective

Create a linker command file and link the C program file (Lab2.c) into the system described below.



System Description

- TMS320F28035
- All internal RAM blocks allocated

Placement of Sections:

- .text into RAM Block L0SARAM on PAGE 0 (program memory)
- .cinit into RAM Block L0SARAM on PAGE 0 (program memory)
- .ebss into RAM Block M0SARAM on PAGE 1 (data memory)
- .stack into RAM Block M1SARAM on PAGE 1 (data memory)
- > Procedure

Create a New Project

1. Double click on the Code Composer Studio icon on the desktop. Maximize Code Composer Studio to fill your screen. Code Composer Studio has a *Connect/Disconnect* feature which allows the target to be dynamically connected and disconnected. This will reset the JTAG link and also enable "hot swapping" a target board.

2. Connect to the target.

```
Click: Debug \rightarrow Connect
```

The menu bar (at the top) lists File ... Help. Note the horizontal tool bar below the menu bar and the vertical tool bar on the left-hand side. The window on the left is the project window and the large right-hand window is your workspace.

3. A *project* contains all the files you will need to develop an executable output file (.out) which can be run on the MCU hardware. Let's create a new project for this lab. On the menu bar click:

Project \rightarrow New

type Lab2 in the project name field and make sure the save in location is: C:\C28x\Labs\Lab2, then click Finish. This will create a *.pjt* file which will invoke all the necessary tools (compiler, assembler, linker) to build your project. It will also create a debug folder that will hold immediate output files.

4. Add the C file to the new project. Click:

Project \rightarrow Add Files to Project...

and make sure you're looking in C:\C28x\Labs\Lab2. Change the "files of type" to view C source files (*.c) and select Lab2.c and click OPEN. This will add the file Lab2.c to your newly created project.

- 5. Add Lab2. cmd to the project using the same procedure. This file will be edited during the lab exercise.
- 6. In the project window on the left, click the plus sign (+) to the left of Project. Now, click on the plus sign next to Lab2.pjt. Notice that the Lab2.cmd file is listed. Click on the plus sign next to Source to see the current source file list (i.e. Lab2.c).

Project Build Options

7. There are numerous build options in the project. The default option settings are sufficient for getting started. We will inspect a couple of the default linker options at this time.

```
Click: Project → Build Options...
```

- 8. Select the Linker tab. Notice that .out and .map files are being created. The .out file is the executable code that will be loaded into the MCU. The .map file will contain a linker report showing memory usage and section addresses in memory.
- 9. Set the Stack Size to 0x200.
- 10. Next, setup the compiler run-time support library. In the Libraries Category, find the Include Libraries (-1) box and enter: rts2800_ml.lib. Select OK and the Build Options window will close.

Edit the Linker Command File - Lab2a.cmd

11. To open and edit Lab2.cmd, double click on the filename in the project window.
- 12. Edit the Memory { } declaration by describing the system memory shown on the "Lab2: Linker Command File" slide in the objective section of this lab exercise. Place the LOSARAM and L3DPSARAM memory blocks into program memory on page 0. Place the other memory blocks into data memory on page 1.
- 13. In the Sections { } area, notice that a section called .reset has already been allocated. The .reset section is part of the rts2800_ml.lib, and is not needed. By putting the TYPE = DSECT modifier after its allocation, the linker will ignore this section and not allocate it.
- 14. Place the sections defined on the slide into the appropriate memories via the Sections { } area. Save your work and close the file.

Build and Load the Project

15. The top four buttons on the horizontal toolbar control code generation. Hover your mouse over each button as you read the following descriptions:

do.	1292	+++	
22			111111
. W.			

Button	Name	Description
1	Compile File	Compile, assemble the current open file
2	Incremental Build	Compile, assemble only changed files, then link
3	Rebuild All	Compile, assemble all files, then link
4	Stop Build	Stop code generation

16. Code Composer Studio can automatically load the output file after a successful build. On the menu bar click: Option → Customize... and select the "Program/Project/CIO" tab, then check "Load Program After Build".

Also, Code Composer Studio can automatically connect to the target when started. Select the "Debug Properties" tab, check "Connect to the target at startup", then click OK.

- 17. Click the "Build" button and watch the tools run in the build window. Check for errors (we have deliberately put an error in Lab2.c). When you get an error, scroll the build window at the bottom of the Code Composer Studio screen until you see the error message (in red), and simply double-click the error message. The editor will automatically open the source file containing the error, and position the mouse cursor at the correct code line.
- 18. Fix the error by adding a semicolon at the end of the "z = x + y" statement. For future knowlege, realize that a single code error can sometimes generate multiple error messages at build time. This was not the case here.
- 19. Rebuild the project (there should be no errors this time). The output file should automatically load. The Program Counter should be pointing to _c_int00 in the Disassembly Window.
- 20. Under Debug on the menu bar click "Go Main". This will run through the C-environment initialization routine in the rts2800_ml.lib and stop at main() in Lab2.c.

Debug Enviroment Windows

It is standard debug practice to watch local and global variables while debugging code. There are various methods for doing this in Code Composer Studio. We will examine two of them here: memory windows, and watch windows.

21. Open a memory window to view the global variable "z".

Click: View \rightarrow Memory on the menu bar.

Type "&z" into the address field and then enter. Note that you must use the ampersand (meaning "address of") when using a symbol in a memory window address box. Also note that Code Composer Studio is case sensitive.

Set the properties format to "Hex 16 Bit - TI style" at the bottom of the window. This will give you more viewable data in the window. You can change the contents of any address in the memory window by double-clicking on its value. This is useful during debug.

22. Open the watch window to view the local variables x and y.

Click: View \rightarrow Watch Window on the menu bar.

Click the "Watch Locals" tab and notice that the local variables x and y are already present. The watch window will always contain the local variables for the code function currently being executed.

(Note that local variables actually live on the stack. You can also view local variables in a memory window by setting the address to "SP" after the code function has been entered).

23. We can also add global variables to the watch window if desired. Let's add the global variable "z".

Click the "Watch 1" tab at the bottom of the watch window. In the empty box in the "Name" column, type "z" and then enter. An ampersand is not used here. The watch window knows you are specifying a symbol.

Check that the watch window and memory window both report the same value for "z". Trying changing the value in one window, and notice that the value also changes in the other window.

Single-stepping the Code

24. Click the "Watch Locals" tab at the bottom of the watch window. Single-step through main() by using the <F11> key (or you can use the Single Step button on the vertical toolbar). Check to see if the program is working as expected. What is the value for "z" when you get to the end of the program?

End of Exercise

Solutions

Exercise 2 - Solution						
MEMORY						
{						
PAGE 0:		/* Prog	ram Memo:	ry */		
FLASH:	01	rigin = <u>0x</u>	3E8000,	length	$= 0 \times 10000$	
PAGE 1:		/* Data	Memory	*/		
M0 SARAM:	01	rigin = $0x^{1}$	<u>, 000000</u>	length	= 0x400	
M1 SARAM:	01	rigin = $0x^{1}$	000400,	length	= 0x400	
L0SARAM:	01	rigin = $0x$,008000	length	= 0x800	
}						
SECTIONS						
{						
.text:	>	FLASH	PAGE	= 0		
.ebss:	>	MOSARAM	PAGE	= 1		
.cinit:	>	FLASH	PAGE	= 0		
.stack:	>	M1SARAM	PAGE	= 1		
}						

Lab	2: Solution - la	ab2.cmd
IEMORY		
PAGE 0:	/* Program Memor	Y */
LOSARAM:	origin = 0x008000,	length = 0x0800
L3DPSARAM:	origin = $0x009000$,	length = 0x1000
PAGE 1:	/* Data Memory *	1
MOSARAM:	origin = 0×000000 ,	length = 0x0400
M1SARAM:	origin = 0×000400 ,	length = 0x0400
L1DPSARAM:	origin = 0×008800 ,	length = 0x0400
L2DPSARAM:	origin = $0 \times 008 C00$,	length = 0x0400
	-	-
ECTIONS		
•		
.text:	> LOSARAM PAGE	:= 0
.ebss:	> MOSARAM PAGE	:= 1
.cinit:	> LOSARAM PAGE	:= 0
.stack:	> MISARAM PAGE	! = 1
reget.	S LOSARAM PACE	 ! = 0 TVPF = D9F("T
.repet.	- LUDAIAN PAGE	= 0, 11 = DSEC1

Introduction

The purpose of the DSP2803x C-code header files is to simplify the programming of the many peripherals on the F28x device. Typically, to program a peripheral the programmer needs to write the appropriate values to the different fields within a control register. In its simplest form, the process consists of writing a hex value (or masking a bit field) to the correct address in memory. But, since this can be a burdensome and repetitive task, the C-code header files were created to make this a less complicated task.

The DSP2803x C-code header files are part of a library consisting of C functions, macros, peripheral structures, and variable definitions. Together, this set of files is known as the 'header files.'

Registers and the bit-fields are represented by structures. C functions and macros are used to initialize or modify the structures (registers).

In this module, you will learn how to use the header files and C programs to facilitate programming the peripherals.

Learning Objectives

Learning Objectives Understand the usage of the F2803x C-Code Header Files Be able to program peripheral registers Understand how the structures are mapped with the linker command file

Module Topics

Peripherial Registers Header Files	3-1
Module Topics	3-2
Traditional and Structure Approach to C Coding	3-3
Naming Conventions	3-6
F2803x C-Code Header Files	
Peripheral Structure .h File	3-7
Global Variable Definitions File	3-9
Mapping Structures to Memory	3-10
Linker Command File	3-10
Peripheral Specific Routines	3-11
Summary	3-12

Traditional and Structure Approach to C Coding

#define ADCC	TL1 (volati)	le unsigned	int *)0x00007100
	•••		
void main(vo	id)		
{			
*ADCCTL1	= 0x1234;	//write	entire register
*ADCCTL1	= 0x4000;	//enable	ADC module
}			
lvantages	- Simple, fast and	l easy to type	
dvantages	 Simple, fast and Variable names to remember) 	l easy to type exactly match	register names (e
dvantages sadvantages	 Simple, fast and Variable names to remember) Requires individ manipulate individ 	l easy to type exactly match dual masks to l vidual bits	register names (e be generated to

Struc	ture Approach to C Coding
<pre>void main(void {</pre>)
AdcRegs.ADC	CTL1.all = 0x1234; //write entire register
AdcRegs.ADC	CTL1.bit.ADCENABLE = 1; //enable ADC module
}	
Advantages Disadvantages	 Easy to manipulate individual bits. Watch window is amazing! (next slide) Generates most efficient code (on C28x) Can be difficult to remember the structure names (Editor Auto Complete feature to the rescue!) More to type (again, Editor Auto Complete feature to the rescue)







Compare with the #define Approach The #define approach relies heavily on less-efficient pointers for random memory access, and often does not take advantage of C28x atomic operations C Source Code Generated Assembly Code* @AL,*(0:0x0C04) AL, #0x10 MOV // Stop CPU Timer0 ORB *TIMEROTCR |= 0x0010; *(0:0x0C04), @AL MOV // Load new 32-bit period value MOVL XAR5, #0x010000 *TIMER0TPRD32 = 0x00010000; XAR4, #0x000C0A *+XAR4[0], XAR5 MOVT MOVL // Start CPU Timer0 @AL, *(0:0x0C04) @AL, #0xFFEF *(0:0x0C04), @AL MOV *TIMEROTCR &= 0xFFEF; AND MOV - Hard to read the code w/o comments 9 words, 9 cycles - User had to determine the bit mask * C28x Compiler v5.0.1 with -g and either -o1, -o2, or -o3 optimization level

Naming Conventions

The header files use a familiar set of naming conventions. They are consistent with the Code Composer Studio configuration tool, and generated file naming conventions

Structure Naming Conventions						
The DSP2803x header files define:						
 All of the peripheral structures 						
 All of the register 	names					
 All of the bit field 	names					
 All of the register 	addresses					
PeripheralName.RegisterName.all	// Access full 16 or 32-bit register					
PeripheralName.RegisterName.half.LSW	// Access low 16-bits of 32-bit register					
PeripheralName.RegisterName.half.MSW	// Access high 16-bits of 32-bit register					
PeripheralName.RegisterName.bit.FieldName	// Access specified bit fields of register					
Notes: [1] "PeripheralName" are assigned by T They are a combination of capital a	I and found in the DSP2803x header files. and small letters (i.e. CpuTimer0Regs).					
[2] "RegisterName" are the same name They are always in capital letters (i	[2] "RegisterName" are the same names as used in the data sheet. They are always in capital letters (i.e. TCR, TIM, TPR,).					
[3] "FieldName" are the same names as They are always in capital letters (i	s used in the data sheet. i.e. POL, TOG, TSS,).					



F2803x C-Code Header Files

The C-code header files consists of .h, c source files, linker command files, and other useful example programs, documentations and add-ins for Code Composer Studio.



A peripheral is programmed by writing values to a set of registers. Sometimes, individual fields are written to as bits, or as bytes, or as entire words. Unions are used to overlap memory (register) so the contents can be accessed in different ways. The header files group all the registers belonging to a specific peripheral.

A DSP2803x_Peripheral.gel GEL file can provide a pull down menu to load peripheral data structures into a watch window. Code Composer Studio can load a GEL file automatically. To include fuctions to the standard F28035.gel that is part of Code Composer Studio, add:

GEL_LoadGel("base_path/gel/DSP2803x_Peripheral.gel")

The GEL file can also be loaded during a Code Composer Studio session by clicking:

File \rightarrow Load GEL...

Peripheral Structure .h File

The DSP2803x_Device.h header file is the main include file. By including this file in the .c source code, all of the peripheral specific .h header files are automatically included. Of course, each specific .h header file can be included individually in an application that does not use all the header files, or you can comment out the ones you do not need. (Also includes typedef statements).



Periph	eral Structure .h files (2 of 2)					
 The he for each 	 The header file package contains a .h file for each peripheral in the device 					
DSP2803x_Adc.h	DSP2803x_BootVars.h DSP2803x_Cla.h					
DSP2803x_Comp.	DSP2803x_CpuTimers.h DSP2803x_DevEmu.h					
DSP2803x_Device	DSP2803x_ECan.h DSP2803x_ECap.h					
DSP2803x_EPwm.	DSP2803x_EQep.h DSP2803x_Gpio.h					
DSP2803x_l2c.h	DSP2803x_Lin.h DSP2803x_NmiIntrupt.h					
DSP2803x_PieCtrl	DSP2803x_PieVect.h DSP2803x_Sci.h					
DSP2803x_Spi.h	DSP2803x_SysCtrl.h DSP2803x_XIntrupt.h					
 DSP2803x_Device.h Main include file Will include all other .h files Include this file (directly or indirectly) in each source file: #include "DSP2803x_Device.h" 						

Global Variable Definitions File

With DSP2803x_GlobalVariableDefs.c included in the project all the needed variable definitions are globally defined.



Mapping Structures to Memory

The data structures describe the register set in detail. And, each instance of the data type (i.e., register set) is unique. Each structure is associated with an address in memory. This is done by (1) creating a new section name via a DATA_SECTION pragma, and (2) linking the new section name to a specific memory in the linker command file.



Linker Command File

When using the header files, the user adds the MEMORY regions that correspond to the CODE_SECTION and DATA_SECTION pragmas found in the .h and global-definitons.c file.

The user can modify their own linker command file, or use a pre-configured linker command file such as F28035.cmd. This file has the peripheral memory regions defined and tied to the individual peripheral.

Peripheral Specific Routines

Peripheral Specific C functions are used to initialize the peripherals. They are used by adding the appropriate .c file to the project.



Summary

Peripheral Register Header Files Summary

- Easier code development
- ♦ Easy to use
- Generates most efficient code
- Increases effectiveness of CCS watch window
- TI has already done all the work!
 - Use the correct header file package for your device:

	•	F2803x	# SPRC892	
	•	F2802x	# SPRC832	
	•	F2833x and F2823x	# SPRC530	
	•	F280x and F2801x	# SPRC191	
	•	F2804x	# SPRC324	
	•	F281x	# SPRC097	
Go to	http	://www.ti.com and enter the literature numb	er in the keyword	I search box

Introduction

This module describes the interrupt process and explains how the Peripheral Interrupt Expansion (PIE) works.

Learning Objectives



Module Topics

Reset and Interrupts	4-1
Module Topics	
Reset	
Reset - Bootloader	
Emulation Boot Mode	
Stand-Alone Boot Mode	
Reset Code Flow – Summary	
Interrupts	
Interrupt Processing	
Interrupt Flag Register (IFR)	
Interrupt Enable Register (IER)	
Interrupt Global Mask Bit (INTM)	
Peripheral Interrupt Expansion (PIE)	
PIE Interrupt Vector Table	4-10
Interrupt Response and Latency	4-11

Reset



Reset - Bootloader



Emulation Boot Mode



Stand-Alone Boot Mode



Reset Code Flow – Summary



Interrupts



Interrupt Processing



Interrupt Flag Register (IFR)



Interrupt Enable Register (IER)



Interrupt Global Mask Bit (INTM)



Peripheral Interrupt Expansion (PIE)



F28	F2803x PIE Interrupt Assignment Table								
	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1	
INT1	WAKEINT	ΤΙΝΤΟ	ADCINT9	XINT2	XINT1		ADCINT2	ADCINT1	
INT2		EPWM7 _TZINT	EPWM6 _TZINT	EPWM5 _TZINT	EPWM4 _TZINT	EPWM3 _TZINT	EPWM2 _TZINT	EPWM1 _TZINT	
INT3		EPWM7 _INT	EPWM6 _INT	EPWM5 _INT	EPWM4 _INT	EPWM3 _INT	EPWM2 _INT	EPWM1 _INT	
INT4								ECAP1 _INT	
INT5								EQEP1 _INT	
INT6					SPITX INTB	SPIRX INTB	SPITX INTA	SPIRX INTA	
INT7									
INT8							I2CINT2A	I2CINT1A	
INT9			ECAN1 INTA	ECAN0 INTA	LIN1 INTA	LIN0 INTA	SCITX INTA	SCIRX INTA	
INT10	ADCINT8	ADCINT7	ADCINT6	ADCINT5	ADCINT4	ADCINT3	ADCINT2	ADCINT1	
INT11	CLA1 _INT8	CLA1 _INT7	CLA1 _INT6	CLA1 _INT5	CLA1 _INT4	CLA1 _INT3	CLA1 _INT2	CLA1 _INT1	
INT12	LUF	LVF						XINT3	



PIE Interrupt Vector Table



	PIE	Vector	Mapping (ENPIE = 1)
	Vector Name	PIE Address	PIE Vector Description
	Reset	0x00 0D00	Reset fetched from Boot ROM 0x3F FFC0
	INT1	0x00 0D02	INT1 remapped to PIE group below
			INTx remapped to PIE group below
	INT12	0x00 0D18	INT12 remapped to PIE group below
	INT13	0x00 0D1A	CPU Timer 1
-	INT14	0x00 0D1C	CPU Timer 2
bed	DATALOG	0x00 0D1E	CPU Data Logging Interrupt
ap			
eu	USER12	0x00 0D3E	User Defined Trap
~	INT1.1	0x00 0D40	PIE INT1.1 Interrupt Vector
	INT1.8	0x00 0D4E	PIE INT1.8 Interrupt Vector
┕┥			
	INT12.1	0x00 0DF0	PIE INT12.1 Interrupt Vector
	INT12.8	0x00 0DFE	PIE INT12.8 Interrupt Vector
	 PIE vector RESET a 	or location – 0x and INT1-INT12	00 0D00 – 256 words in data memory 2 vector locations are re-mapped

◆ CPU vectors are re-mapped to 0x00 0D00 in data memory



Interrupt Response and Latency

Registers → stack → IFR (bit) → IER (bit)	14 Cle	Register wo	ords auto saved	
$D \rightarrow IFR (bit)$ $D \rightarrow IER (bit)$	Cle	ar correspo		
ightarrow IER (bit)		Clear corresponding IFR bit		
$0 \rightarrow IER (bit)$ 1 $\rightarrow INTM/DBGM$		Clear corresponding IER bit Disable global ints/debug events		
Clear other status bits		Clear LOOP, EALLOW, IDLESTAT		
Note: some actions o	ccur sim T AH	ultaneously, ST0 AL	none are interruptible	
	PH	PL		
	AR1	AR0	-	
			-	



Introduction

This module discusses the operation of the OSC/PLL-based clock module and watchdog timer. Also, the general-purpose digital I/O ports, external interrups, various low power modes and the EALLOW protected registers will be covered.

Learning Objectives



Module Topics

stem Initialization	. 5-1
Module Topics	 . 5-2
Oscillator/PLL Clock Module	 . 5-3
Watchdog Timer	 . 5-6
General-Purpose Digital I/O	 5-10
External Interrupts	 5-13
Low Power Modes	 5-14
Register Protection	 5-16
Lab 5: System Initialization	 5-18

Oscillator/PLL Clock Module



The on-chip oscillator and phase-locked loop (PLL) block provide all the necessary clocking signals for the F2803x devices. The two internal oscillators (INTOSC1 and INTOSC2) need no external components.



The PLL has a 4-bit ratio control to select different CPU clock rates. In addition to the on-chip oscillators, two external modes of operation are supported – crystal operation, and external clock source operation. Crystal operation allows the use of an external crystal/resonator to provide the time base to the device. External clock source operation allows the internal (crystal) oscillator to be bypassed, and the device clocks are generated from an external clock source input on the XCLKIN pin. The C28x core provides a SYSCLKOUT clock signal. This signal is prescaled to provide a clock source for some of the on-chip communication peripherals through the low-speed peripheral clock prescaler. Other peripherals are clocked by SYSCLKOUT and use their own clock prescalers for operation.





The peripheral clock control register allows individual peripheral clock signals to be enabled or disabled. If a peripheral is not being used, its clock signal could be disabled, thus reducing power consumption.



Watchdog Timer



The watchdog timer provides a safeguard against CPU crashes by automatically initiating a reset if it is not serviced by the CPU at regular intervals. In motor control applications, this helps protect the motor and drive electronics when control is lost due to a CPU lockup. Any CPU reset will revert the PWM outputs to a high-impedance state, which should turn off the power converters in a properly designed system.

The watchdog timer is running immediately after system power-up/reset, and must be dealt with by software soon after. Specifically, you have 13.11 ms (for a 60 MHz device) after any reset before a watchdog initiated reset will occur. This translates into 131,072 WDCLK cycles, which is a seemingly tremendous amount! Indeed, this is plenty of time to get the watchdog configured as desired and serviced. A failure of your software to properly handle the watchdog after reset could cause an endless cycle of watchdog initiated resets to occur.



WDPS Bits	FRC rollover	WD timeout period @ 10 MHz WDCLK
00x:	1	13.11 ms *
10:	2	26.22 ms
011: 100-	4	52.44 ms
100.	16	209.76 ms
110:	32	419.52 ms
111:	64	839.04 ms
ember: reset is t defau	ult Watchdog s released! It with WDC	starts counting im CLK = 10 MHz com




Sequential Step	Value Written to WDKEY	Result				
1	AAh	No action				
2	AAh	No action				
3	55h	WD counter enabled for reset on next AAh write				
4	55h	WD counter enabled for reset on next AAh write				
5	55h	WD counter enabled for reset on next AAh write				
6	AAh	WD counter is reset				
7	AAh	No action				
8	55h	WD counter enabled for reset on next AAh write				
9	AAh	WD counter is reset				
10	55h	WD counter enabled for reset on next AAh write				
11	23h	No effect; WD counter not reset on next AAh write				
12	AAh	No action due to previous invalid value				
13	55h	WD counter enabled for reset on next AAh write				
14	AAh	WD counter is reset				



General-Purpose Digital I/O









F2803x GPIO Control Registers GpioCtrlRegs.register (lab file: Gpio.c)

Register	Description
GPACTRL	GPIO A Control Register [GPIO 0 – 31]
GPAQSEL1	GPIO A Qualifier Select 1 Register [GPIO 0 – 15]
GPAQSEL2	GPIO A Qualifier Select 2 Register [GPIO 16 – 31]
GPAMUX1	GPIO A Mux1 Register [GPIO 0 – 15]
GPAMUX2	GPIO A Mux2 Register [GPIO 16 – 31]
GPADIR	GPIO A Direction Register [GPIO 0 – 31]
GPAPUD	GPIO A Pull-Up Disable Register [GPIO 0 – 31]
GPBCTRL	GPIO B Control Register [GPIO 32 – 44]
GPBQSEL1	GPIO B Qualifier Select 1 Register [GPIO 32 – 44]
GPBMUX1	GPIO B Mux1 Register [GPIO 32 – 44]
GPBDIR	GPIO B Direction Register [GPIO 32 – 44]
GPBPUD	GPIO B Pull-Up Disable Register [GPIO 32 – 44]
AIOMUX1	ANALOG I/O Mux1 Register [AIO 0 – 15]
AIODIR	ANALOG I/O Direction Register [AIO 0 – 15]

F2803x GPIO Data Registers GpioDataRegs.register (lab file: Gpio.c) Description Register GPADAT GPIO A Data Register [GPIO 0 - 31] GPASET GPIO A Data Set Register [GPIO 0 - 31] GPACLEAR GPIO A Data Clear Register [GPIO 0 – 31] GPIO A Data Toggle [GPIO 0 - 31] GPATOGGLE GPBDAT GPIO B Data Register [GPIO 32-44] GPBSET GPIO B Data Set Register [GPIO 32 - 44] GPBCLEAR GPIO B Data Clear Register [GPIO 32 - 44] GPBTOGGLE GPIO B Data Toggle [GPIO 32-44] ANALOG I/O Data Register [AIO 0 - 15] AIODAT AIOSET ANALOG I/O Data Set Register [AIO 0 - 15] AIOCLEAR ANALOG I/O Data Clear Register [AIO 0 - 15] AIOTOGGLE ANALOG I/O Data Toggle [AIO 0 - 15]

External Interrupts



External Interrupt Registers						
Interrupt	Pin Selection Register (GpioIntRegs.register)	Configuration Register (XIntruptRegs.register)	Counter Register (XIntruptRegs.register)			
XINT1	GPIOXINT1SEL	XINT1CR	XINT1CTR			
XINT2 XINT3	GPIOXINT2SEL GPIOXINT3SEL	XINT2CR XINT3CR	XINT2CTR XINT3CTR			
Pin Selection Register chooses which pin(s) the signal comes out o Configuration Register controls the enable/disable and polarity Counter Register holds the interrupt counter						

Low Power Modes

Low Power Modes					
CPU Logic Clock	Peripheral Logic Clock	Watchdog Clock	PLL / OSC		
on	on	on	on		
off	on	on	on		
off	off	on	on		
HALT off off off off					
	Low Po CPU Logic Clock on off off	Low Power MoCPU Logic Clockononoffoffoffoffoffoff	Low Power ModesCPU Logic ClockPeripheral Logic ClockWatchdog Clockonononoffononoffononoffoffonoffoffoff		



Exit Interrupt Low Power Mode	RESET	GPIO Port A Signal	Watchdog Interrupt	Any Enabled Interrupt
IDLE	yes	yes	yes	yes
STANDBY	yes	yes	yes	no
HALT	yes	yes	no	no



Register Protection



EALLOW Protection (1 of 2) EALLOW stands for *Emulation Allow*Code access to protected registers allowed only when EALLOW = 1 in the ST1 register The emulator can always access protected registers EALLOW bit controlled by assembly level instructions 'EALLOW' sets the bit (register access enabled) 'EDIS' clears the bit (register access disabled) EALLOW bit cleared upon ISR entry, restored upon exit

EALLOW Protection (2 of 2)

The following registers are protected:

Device Emulation

Flash

Code Security Module

PIE Vector Table

LIN (some registers)

eCANA/B (control registers only; mailbox RAM not protected)

ePWM1-7 and COMP1-3 (some registers) GPIO (control registers only)

System Control

See device datasheet and peripheral users guides for detailed listings

EALLOW register access C-code example:

asm(" EALLOW");	// enable protected register access
SysCtrlRegs.WDKEY=0x55;	// write to the register
asm(" EDIS");	// disable protected register access

Lab 5: System Initialization

> Objective

The objective of this lab is to perform the processor system initialization. Additionally, the peripheral interrupt expansion (PIE) vectors will be initialized and tested using the information discussed in the previous module. This initialization process will be used again in all of the lab exercises throughout this workshop. The system initialization for this lab will consist of the following:

- Setup the clock module PLL, LOSPCP = /4, low-power modes to default values, enable all module clocks
- Disable the watchdog clear WD flag, disable watchdog, WD prescale = 1
- Setup watchdog system and control register DO NOT clear WD OVERRIDE bit, WD generate a CPU reset
- Setup shared I/O pins set all GPIO pins to GPIO function (e.g. a "00" setting for GPIO function, and a "01", "10", or "11" setting for a peripheral function.)

The first part of the lab exercise will setup the system initialization and test the watchdog operation by having the watchdog cause a reset. In the second part of the lab exercise the PIE vectors will be added and tested by using the watchdog to generate an interrupt. This lab will make use of the DSP2803x C-code header files to simplify the programming of the device, as well as take care of the register definitions and addresses. Please review these files, and make use of them in the future, as needed.

> Procedure

Create Project File

1. Create a new project called Lab5.pjt in C:\C28x\Labs\Lab5 and add the following files to it:

CodeStartBranch.asm	Lab_5_6_7.cmd
DelayUs.asm	Main_5.c
DSP2803x_GlobalVariableDefs.c	SysCtrl.c
DSP2803x_Headers_nonBIOS.cmd	Watchdog.c
Gpio.c	

Note that include files, such as DSP2803x_Device.h and Lab.h, are automatically added at project build time. (Also, DSP2803x_DefaultIsr.h is automatically added and will be used with the interrupts in the second part of this lab exercise).

Project Build Options

2. We need to setup the search path to include the peripheral register header files. Click:

Project \rightarrow Build Options...

Select the Compiler tab. In the Preprocessor Category, find the Include Search Path (-i) box and enter:

```
..\DSP2803x_headers\include
```

This is the path for the header files.

- 3. Select the Linker tab and set the Stack Size to 0x200.
- 4. Setup the compiler run-time support library. In the Libraries Category, find the Include Libraries (-1) box and enter: rts2800_ml.lib. Select OK and the Build Options window will close.

Modify Memory Configuration

5. Open and inspect the linker command file Lab_5_6_7.cmd. Notice that the user defined section "codestart" is being linked to a memory block named BEGIN_M0. The codestart section contains code that branches to the code entry point of the project. The bootloader must branch to the codestart section at the end of the boot process. Recall that the "Jump to M0 SARAM" bootloader mode branches to address 0x000000 upon bootloader completion.

Modify the linker command file Lab_5_6_7. cmd to create a new memory block named BEGIN_M0: origin = 0x000000, length = 0x0002, in program memory. You will also need to modify the existing memory block M0SARAM in data memory to avoid any overlaps with this new memory block.

Setup System Initialization

- 6. Modify SysCtrl.c and Watchdog.c to implement the system initialization as described in the objective for this lab.
- 7. Open and inspect Gpio.c. Notice that the shared I/O pins have been set to the GPIO function. Save your work and close the modified files.

Build and Load

- 8. Click the "Build" button and watch the tools run in the build window. The output file should automatically load.
- 9. Under Debug on the menu bar click "Reset CPU".

10. Under GEL on the menu bar click:

EMU Boot Mode Select \rightarrow EMU_BOOT_SARAM. This has the debugger load values into EMU_KEY and EMU_BMODE so that the bootloader will jump to "M0 SARAM" at 0x000000.

11. Under Debug on the menu bar click "Go Main". You should now be at the start of Main().

Run the Code – Watchdog Reset

- 12. Place the cursor in the "main loop" section (on the asm(" NOP"); instruction line) and right click the mouse key and select Run To Cursor. This is the same as setting a breakpoint on the selected line, running to that breakpoint, and then removing the breakpoint.
- 13. Place the cursor on the first line of code in main() and set a breakpoint by right clicking the mouse key and select Toggle Software Breakpoint. Notice that line is highlighted with a red dot indicating that the breakpoint has been set. Alternately, you can double-click in the gray field to the left of the code line to set the breakpoint. The breakpoint is set to prove that the watchdog is disabled. If the watchdog causes a reset, code execution will stop at this breakpoint.
- 14. Run your code for a few seconds by using the <F5> key, or using the Run button on the vertical toolbar, or using Debug → Run on the menu bar. After a few seconds halt your code by using Shift <F5>, or the Halt button on the vertical toolbar. Where did your code stop? Are the results as expected? If things went as expected, your code should be in the "main loop".
- 15. Modify the InitWatchdog() function to enable the watchdog (WDCR). This will enable the watchdog to function and cause a reset. Save the file and click the "Build" button.
- 16. Reset the CPU by performing the following steps: Click on Debug → Reset CPU Next click Debug → Go Main
- 17. Like before, place the cursor in the "main loop" section (on the asm(" NOP"); instruction line) and right click the mouse key and select Run To Cursor..
- 18. Run your code. Where did your code stop? Are the results as expected? If things went as expected, your code should have stopped at the breakpoint. What happened is as follows. While the code was running, the watchdog timed out and reset the processor. The reset vector was then fetched and the ROM bootloader began execution. Since the device is in emulation boot mode (i.e. the emulator is connected) the bootloader read the EMU_KEY and EMU_BMODE values from the PIE RAM. These values were previously set for boot to M0 SARAM bootmode when we invoked the EMU_BOOT_SARAM GEL function earlier in this lab. Since these values did not change and are not affected by reset, the bootloader transferred execution to the beginning of our code at address 0x000000 in the M0SARAM, and execution continued until the breakpoint was hit in main().

Setup PIE Vector for Watchdog Interrupt

The first part of this lab exercise used the watchdog to generate a CPU reset. This was tested using a breakpoint set at the beginning of main(). Next, we are going to use the watchdog to generate an interrupt. This part will demonstrate the interrupt concepts learned in the previous module.

19. Add the following files to the project:

DefaultIsr_5.c PieCtrl_5_6_7_8_9_10.c PieVect_5_6_7_8_9_10.c

Check your files list to make sure the files are there.

20. In Main_5.c, add code to call the InitPieCtrl() function. There are no passed parameters or return values, so the call code is simply:

InitPieCtrl();

21. Using the "PIE Interrupt Assignment Table" shown in the previous module find the location for the watchdog interrupt, "WAKEINT". This will be used in the next step.

PIE group #:_____ # within group:_____

- 22. Modify main() to do the following:
 - Enable global interrupts (INTM bit)

Then modify InitWatchdog() to do the following:

- Enable the "WAKEINT" interrupt in the PIE (Hint: use the PieCtrlRegs structure)
- Enable the appropriate core interrupt in the IER register
- 23. In Watchdog.c modify the system control and status register (SCSR) to cause the watchdog to generate a WAKEINT rather than a reset. Save all changes to the files.
- 24. Open and inspect DefaultIsr_5.c. This file contains interrupt service routines. The ISR for WAKEINT has been trapped by an emulation breakpoint contained in an inline assembly statement using "ESTOPO". This gives the same results as placing a breakpoint in the ISR. We will run the lab exercise as before, except this time the watchdog will generate an interrupt. If the registers have been configured properly, the code will be trapped in the ISR.
- 25. Open and inspect PieCtrl_5_6_7_8_9_10.c. This file is used to initialize the PIE RAM and enable the PIE. The interrupt vector table located in PieVect_5_6_7_8_9_10.c is copied to the PIE RAM to setup the vectors for the interrupts. Close the modified and inspected files.

Build and Load

26. Click the "Build" button. Next reset the CPU, and then "Go Main".

Run the Code – Watchdog Interrupt

- 27. Place the cursor in the "main loop" section, right click the mouse key and select Run To Cursor.
- 28. Run your code. Where did your code stop? Are the results as expected? If things went as expected, your code should stop at the "ESTOP0" instruction in the WAKEINT ISR.

End of Exercise

Note: By default, the watchdog timer is enabled out of reset. Code in the file CodeStartBranch.asm has been configured to disable the watchdog. This can be important for large C code projects (ask your instructor if this has not already been explained). During this lab exercise, the watchdog was actually re-enabled (or disabled again) in the file Watchdog.c.

Introduction

This module explains the operation of the analog-to-digital converter and comparator. The ADC system consists of a 12-bit analog-to-digital converter with up to 16 analog input channels. The analog input channels have a full range analog input of 0 to 3.3 volts or VREFHI/VREFLO ratiometric. Two input analog multiplexers are available, each supporting up to 8 analog input channels. Each multiplexer has its own dedicated sample and hold circuit. Therefore, sequential, as well as simultaneous sampling is supported. The ADC system is start-of-conversion (SOC) based where each independent SOCx (where x = 0 to 15) register configures the trigger source that starts the conversion, the channel to convert, and the acquisition (sample) window size. Up to 16 results registers are used to store the conversion values. Conversion triggers can be performed by an external trigger pin, software, an ePWM or CPU timer interrupt event, or a generated ADCINT1/2 interrupt.

Learning Objectives



Module Topics

Analog-to-Digital Converter and Comparator	
Module Topics	
Analog-to-Digital Converter	
ADC Block and Functional Diagrams	
ADC Triggering	
ADC Conversion Priority	
ADC Clock and Timing	
ADC Converter Registers	
ADC Calibration and Reference	
Comparator	
Comparator Block Diagram	
Comparator Registers	
Lab 6: Analog-to-Digital Converter	

Analog-to-Digital Converter

ADC Block and Functional Diagrams





ADC Triggering





ADC Conversion Priority

ADC Conversion Priority

- When multiple SOC flags are set at the same time – priority determines the order in which they are converted
 - Round Robin Priority (default)
 - No SOC has an inherent higher priority than another
 - Priority depends on the round robin pointer
- High Priority
 - High priority SOC will interrupt the round robin wheel after current conversion completes and insert itself as the next conversion
 - After its conversion completes, the round robin wheel will continue where it was interrupted







ADC Clock and Timing







ADC Converter Registers

nalog-to-[Digital Converter Registe
Register	Description
ADCCTL1	Control 1 Register
ADCSOCxCTL	SOC0 to SOC15 Control Registers
ADCINTSOCSELx	Interrupt SOC Selection 1 and 2 Registers
ADCSAMPLEMODE	Sampling Mode Register
ADCSOCFLG1	SOC Flag 1 Register
ADCSOCFRC1	SOC Force 1 Register
ADCSOCOVF1	SOC Overflow 1 Register
ADCSOCOVFCLR1	SOC Overflow Clear 1 Register
INTSELxNy	Interrupt x and y Selection Registers
ADCINTFLG	Interrupt Flag Register
ADCINTFLGCLR	Interrupt Flag Clear Register
ADCINTOVF	Interrupt Overflow Register
ADCINTOVFCLR	Interrupt Overflow Clear Register
SOCPRICTL	SOC Priority Control Register
ADCREFTRIM	Reference Trim Register
ADCOFFTRIM	Offset Trim Register
ADCREV	Revision Register – reserved
ADCRESULTx	ADC Result 0 to 15 Registers





ADC SOCO	– SC AdcR	DC15 legs.AD	Con	trol Registers	
SOCx Trigger Source Select	SOCx Channel Select		Channel lect	SOCx Acquisition Prescale (S/H window)	
15 - 11	10	9	- 6	5-0	
TRIGSEL	reserved	CH	ISEL	ACQPS	
00h = software 01h = CPU Timer 0 02h = CPU Timer 1 03h = CPU Timer 2 04h = XINT2SOC 05h = ePWM1SOCA 06h = ePWM2SOCB 07h = ePWM2SOCB 09h = ePWM3SOCA 08h = ePWM3SOCB 09h = ePWM3SOCA 0Ah = ePWM3SOCB 0Bh = ePWM4SOCA 0Ch = ePWM4SOCA 0Ch = ePWM4SOCA 0Dh = ePWM5SOCA 0Fh = ePWM6SOCA 0Fh = ePWM6SOCA 10h = ePWM6SOCB 11h = ePWM7SOCA 12h = ePWM7SOCB	Sequ (SIM 0h = 2h = 3h = 5h = 5h = 5h = 9h = 9h = Bh = Eh = Eh =	ential S/M ULENx=0) ADCINA0 ADCINA1 ADCINA3 ADCINA3 ADCINA3 ADCINA4 ADCINA5 ADCINA6 ADCINB0 ADCINB1 ADCINB1 ADCINB3 ADCINB4 ADCINB6 ADCINB7	Simultaneou (SIMULEN: 0h = ADCIN/ 1h = ADCIN/ 2h = ADCIN/ 3h = ADCIN/ 4h = ADCIN/ 6h = ADCIN/ 7h = ADCIN/ 8h - Fh = im	AVBC AVBC AVBC AVBC AVBC AVBC AVBC AVBC	













ADC Calibration and Reference







Comparator

Comparator Block Diagram





Comparator Registers

Comparator Registers							
AdcRegs.COMPCTL – Compare Control Register							
reserved SYNCSEL	QUALSEL	CMPINV C	COMPSOURCE	COMPDACE			
Synchronization Select Output before being feed to ETPWM/GPIO blocks 0 = Asynchronous 1 = Synchronous	rnchronization Select Itput before being feed ETPWM/GPIO blocks a Asynchronous Synchronous Fh = 15 clocks		Comparator Source 0 = DAC 1 = pin	Comparator/ DAC Enable 0 = disable 1 = enable			
AdcRegs.COMPSTS	– Compare Out 15 - 1	put Status F	Register	0			
	reserved			COMPSTS			
	Logical latched value of the comparator						
AdcRegs.DACVAL – DAC Value Register 15 - 10 9 - 0							
reserved		DACVAL					
DAC Value Scales output of DAC from 0 – 1023 Value = 0 – 3FFh							

Lab 6: Analog-to-Digital Converter

> Objective

The objective of this lab is to become familiar with the programming and operation of the on-chip analog-to-digital converter. The MCU will be setup to sample a single ADC input channel at a prescribed sampling rate and store the conversion result in a memory buffer. This buffer will operate in a circular fashion, such that new conversion data continuously overwrites older results in the buffer.



Recall that there are three basic ways to initiate an ADC start of conversion (SOC):

- 1. Using software
 - a. SOCx bit (where x = 0 to 15) in the ADC SOC Force 1 Register (ADCSOCFRC1) causes a software initiated conversion
- 2. Automatically triggered on user selectable conditions
 - a. CPU Timer 0/1/2 interrupt
 - b. ePWMxSOCA / ePWMxSOCB (where x = 1 to 7)
 - ePWM underflow (CTR = 0)
 - ePWM period match (CTR = PRD)
 - ePWM underflow or period match (CTR = 0 or PRD)
 - ePWM compare match (CTRU/D = CMPA/B)
 - c. ADC interrupt ADCINT1 or ADCINT2
 - triggers SOCx (where x = 0 to 15) selected by the ADC Interrupt Trigger SOC Select1/2 Register (ADCINTSOCSEL1/2)
- 3. Externally triggered using a pin
 - a. ADCSOC pin (GPIO/XINT2_ADCSOC)

One or more of these methods may be applicable to a particular application. In this lab, we will be using the ADC for data acquisition. Therefore, one of the ePWMs (ePWM2) will be

configured to automatically trigger the SOC A signal at the desired sampling rate (ePWM period match CTR = PRD SOC method 2b above). The ADC end-of-conversion interrupt will be used to prompt the CPU to copy the results of the ADC conversion into a results buffer in memory. This buffer pointer will be managed in a circular fashion, such that new conversion results will continuously overwrite older conversion results in the buffer. In order to generate an interesting input signal, the code also alternately toggles a GPIO pin (GPIO18) high and low in the ADC interrupt service routine. The ADC ISR will also toggle LED LD3 on the ControlCARD as a visual indication that the ISR is running. This pin will be connected to the ADC input pin, and sampled. After taking some data, Code Composer Studio will be used to plot the results. A flow chart of the code is shown in the following slide.



Notes

- Program performs conversion on ADC channel A0 (ADCINA0 pin)
- ADC conversion is set at a 50 kHz sampling rate
- ePWM2 is triggering the ADC on period match using SOCA trigger
- Data is continuously stored in a circular buffer
- GPIO18 pin is also toggled in the ADC ISR
- ADC ISR will also toggle the ControlCARD LED LD3 as a visual indication that it is running

> Procedure

Project File

1. A project named Lab6.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab6. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
Adc.c
CodeStartBranch.asm
DefaultIsr_6.c
DelayUs.asm
DSP2803x_GlobalVariableDefs.c
DSP2803x_Headers_nonBIOS.cmd
EPwm_6.c
```

Gpio.c Lab_5_6_7.cmd Main_6.c PieCtrl_5_6_7_8_9_10.c PieVect_5_6_7_8_9_10.c SysCtrl.c Watchdog.c

Setup ADC Initialization and Enable Core/PIE Interrupts

- 2. In Main_6.c add code to call InitAdc() and InitEPwm() functions. The InitEPwm() function is used to configure ePWM2 to trigger the ADC at a 50 kHz rate. Details about the ePWM and control peripherals will be discussed in the next module.
- 3. Edit Adc.c to implement the ADC initialization as described above in the objective for the lab. Configure SOC0 for single sample mode, with an acquisition sample window of 7 cycles. Don't use the ADCINT to trigger a SOC0, and have all SOCs handled in round-robin mode. Enable ADCINT1 interrupt with EOC0 as the trigger for ADCINT1. Continuously generate an ADCINT1 pulse for each EOC.
- 4. Using the "PIE Interrupt Assignment Table" find the location for the ADC interrupt "ADCINT1" (high-priority) and fill in the following information:

PIE group #:_____ # within group:_____

This information will be used in the next step.

- 5. Modify the end of Adc.c to do the following:
 - Enable the "ADCINT" interrupt in the PIE (Hint: use the PieCtrlRegs structure) - Enable the appropriate core interrupt in the IER register
- 6. Open and inspect DefaultIsr_6.c. This file contains the ADC interrupt service routine.

Build and Load

- 7. Save all changes to the files and click the "Build" button.
- 8. Reset the CPU, select EMU_BOOT_SARAM, and then "Go Main".

Run the Code

- 9. In Main_6.c place the cursor in the "main loop" section, right click on the mouse key and select Run To Cursor.
- 10. Open a memory window to view some of the contents of the ADC results buffer. The address label for the ADC results buffer is *AdcBuf*.

Note: <u>Exercise care when connecting any wires, as the power to the USB Docking Station is</u> <u>on, and we do not want to damage the ControlCARD!</u>

- 11. Using a connector wire provided, connect the ADCINA0 (pin # ADC-A0) to "GND" (pin # GND) on the Docking Station. Then run the code again, and halt it after a few seconds. Verify that the ADC results buffer contains the expected value of 0x0000.
- 12. Adjust the connector wire to connect the ADCINA0 (pin # ADC-A0) to "+3.3V" (pin # GPIO-20) on the Docking Station. (Note: pin # GPIO-20 has been set to "1" in Gpio.c). Then run the code again, and halt it after a few seconds. Verify that the ADC results buffer contains the expected value of 0x0FFF.
- 13. Adjust the connector wire to connect the ADCINA0 (pin # ADC-A0) to GPIO18 (pin # GPIO-18) on the Docking Station. Then run the code again, and halt it after a few seconds. Examine the contents of the ADC results buffer (the contents should be alternating 0x0000 and 0x0FFF values). Are the contents what you expected?
- 14. Open and setup a graph to plot a 50-point window of the ADC results buffer. Click: View → Graph → Time/Frequency... and set the following values:

Start Address	AdcBuf
Acquisition Buffer Size	50
Display Data Size	50
DSP Data Type	16-bit unsigned integer
Sampling Rate (Hz)	50000
Time Display Unit	μs

Select OK to save the graph options.

15. Recall that the code toggled the GPIO18 pin alternately high and low. (Also, the ADC ISR is toggling the LED LD3 on the ControlCARD as a visual indication that the ISR is running). If you had an oscilloscope available to display GPIO18, you would expect to see a square-wave. Why does Code Composer Studio plot resemble a triangle wave? What is the signal processing term for what is happening here?

16. Recall that the program toggled the GPIO18 pin at a 50 kHz rate. Therefore, a complete cycle (toggle high, then toggle low) occurs at half this rate, or 25 kHz. We therefore expect the period of the waveform to be 40 μ s. Confirm this by measuring the period of the triangle wave using the graph (you may want to enlarge the graph window using the mouse). The measurement is best done with the mouse. The lower left-hand corner of the graph window will display the X and Y axis values. Subtract the X-axis values taken over a complete waveform period.

Using Real-time Emulation

Real-time emulation is a special emulation feature that offers two valuable capabilities:

- A. Windows within Code Composer Studio can be updated at up to a 10 Hz rate *while the MCU is running*. This not only allows graphs and watch windows to update, but also allows the user to change values in watch or memory windows, and have those changes affect the MCU behavior. This is very useful when tuning control law parameters on-the-fly, for example.
- B. It allows the user to halt the MCU and step through foreground tasks, while specified interrupts continue to get serviced in the background. This is useful when debugging portions of a realtime system (e.g., serial port receive code) while keeping critical parts of your system operating (e.g., commutation and current loops in motor control).

We will only be utilizing capability #1 above during the workshop. Capability #2 is a particularly advanced feature, and will not be covered in the workshop.

17. Reset the CPU, and then enable real-time mode by selecting:

Debug \rightarrow Real-time Mode

A message box *may* appear. Select YES to enable debug events. This will set bit 1 (DBGM bit) of status register 1 (ST1) to a "0". The DBGM is the debug enable mask bit. When the DBGM bit is set to "0", memory and register values can be passed to the host processor for updating the debugger windows.

18. The memory and graph windows displaying *AdcBuf* should still be open. The connector wire between ADCINA0 (pin # ADC-A0) and GPIO18 (pin # GPIO-18) should still be connected. In real-time mode, we would like to have our window continuously refresh. Click:

View \rightarrow Real-time Refresh Options...

and check "Global Continuous Refresh". Use the default refresh rate of 100 ms and select OK. Alternately, we could have right clicked on each window individually and selected "Continuous Refresh".

Note: "Global Continuous Refresh" causes all open windows to refresh at the refresh rate. This can be problematic when a large number of windows are open, as bandwidth over the emulation link is limited. Updating too many windows can cause the refresh frequency to bog down. In that case, either close some windows, or disable global refresh and selectively enable "Continuous Refresh" for individual windows of interest instead.

- 19. Run the code and watch the windows update in real-time mode. <u>*Carefully*</u> remove and replace the connector wire from GPIO18. Are the values updating as expected?
- 20. Fully halting the CPU when in real-time mode is a two-step process. First, halt the processor with Debug → Halt. Then uncheck the "Real-time mode" to take the CPU out of real-time mode (Debug → Real-time Mode).
- 21. So far, we have seen data flowing from the MCU to the debugger in realtime. In this step, we will flow data from the debugger to the MCU.
 - Open and inspect DefaultIsr_6.c. Notice that the global variable DEBUG_TOGGLE is used to control the toggling of the GPIO18 pin. This is the pin being read with the ADC.
 - Highlight DEBUG_TOGGLE with the mouse, right click and select "Add to Watch Window". The global variable DEBUG_TOGGLE should now be in the watch window with a value of "1".
 - Run the code in real-time mode and change the value to "0". Are the results shown in the memory and graph window as expected? Change the value back to "1". As you can see, we are modifying data memory contents while the processor is running in real-time (i.e., we are not halting the MCU nor interfering with its operation in any way)! When done, fully halt the CPU.
- 22. Code Composer Studio includes GEL (General Extension Language) functions which automate entering and exiting real-time mode. Four functions are available:
 - Run_Realtime_with_Reset (reset CPU, enter real-time mode, run CPU)
 - Run_Realtime_with_Restart (restart CPU, enter real-time mode, run CPU)
 - Full_Halt (*exit real-time mode, halt CPU*)
 - Full_Halt_with_Reset (*exit real-time mode, halt CPU, reset CPU*)

These GEL functions can be executed by clicking:

GEL \rightarrow Realtime Emulation Control \rightarrow GEL Function

In the remaining lab exercises we will be using the above GEL functions to run and halt the code in real-time mode. If you would like, try repeating the previous step using the following GEL functions:

```
GEL \rightarrow Realtime Emulation Control \rightarrow Run_Realtime_with_Reset
GEL \rightarrow Realtime Emulation Control \rightarrow Full_Halt
```

End of Exercise
Introduction

This module explains how to generate PWM waveforms using the ePWM unit. Also, the eCAP unit, and eQEP unit will be discussed.

Learning Objectives



Module Topics

Control Peripherals	
Module Topics	
PWM Review	
ePWM	
ePWM Time-Base Sub-Module	
ePWM Compare Sub-Module	
ePWM Action Qualifier Sub-Module	7-11
Asymmetric and Symmetric Waveform Generation using the ePWM	7-16
PWM Computation Example	7-17
ePWM Dead-Band Sub-Module	7-18
ePWM PWM Chopper Sub-Module	7-21
ePWM Digital Compare Sub-Module	7-24
ePWM Trip-Zone Sub-Module	7-27
ePWM Event-Trigger Sub-Module	7-30
Hi-Resolution PWM (HRPWM)	7-33
eCAP	7-34
eQEP	7-40
Lab 7: Control Peripherals	7-42

PWM Review



Pulse width modulation (PWM) is a method for representing an analog signal with a digital approximation. The PWM signal consists of a sequence of variable width, constant amplitude pulses which contain the same total energy as the original analog signal. This property is valuable in digital motor control as sinusoidal current (energy) can be delivered to the motor using PWM signals applied to the power converter. Although energy is input to the motor in discrete packets, the mechanical inertia of the rotor acts as a smoothing filter. Dynamic motor motion is therefore similar to having applied the sinusoidal currents directly.



ePWM







ePWM Time-Base Sub-Module





e	PWM Ti	ime-Base Sub- (lab file: EPwi	Module Registers
	Name	Description	Structure
	TBCTL	Time-Base Control	EPwm <u>x</u> Regs.TBCTL.all =
	TBSTS	Time-Base Status	EPwm <u>x</u> Regs.TBSTS.all =
	TBPHS	Time-Base Phase	EPwm <u>x</u> Regs.TBPHS =
	TBCTR	Time-Base Counter	EPwm <u>x</u> Regs.TBCTR =
	TBPRD	Time-Base Period	EPwm <u>x</u> Regs.TBPRD =





ePWM Compare Sub-Module







TZ1-TZ3

COMPxOUT

Digital

Compare



ePWM Action Qualifier Sub-Module

ePWM Action Qualifier Actions					
S/W	Tim	e-Base Co	unter equa	ıls:	EPWM Output
Force	Zero	СМРА	СМРВ	TBPRD	Actions
SW X	Z X	CA X	CB X	P X	Do Nothing
SW ↓	Z ↓	CA ↓	CB ↓	P↓	Clear Low
sw ↑	Z ↑	CA ↑	CB ↑	P ↑	Set High
SW T	Z T	CA T	CB T	P T	Toggle









ePWM Action Qualifier Sub-Module Registers (lab file: EPwm.c)

AQCTLAAQ Control Output AEPwmxRegs.AQCTLA.AQCTLBAQ Control Output BEPwmxRegs.AQCTLB.	all =
AQCTLB AQ Control Output B EPwmxRegs.AQCTLB.	 –
	all =
AQSFRC AQ S/W Force EPwmxRegs.AQSFRC.	all =
AQCSFRC AQ Cont. S/W Force EPwmxRegs.AQCSFRC	c.all =







Asymmetric and Symmetric Waveform Generation using the ePWM

PWM switching frequency:

The PWM carrier frequency is determined by the value contained in the time-base period register, and the frequency of the clocking signal. The value needed in the period register is:

<u>Asymmetric PWM:</u> period register = $\left(\frac{\text{switching period}}{\text{timer period}}\right) - 1$

<u>Symmetric PWM:</u> period register = $\frac{\text{switching period}}{2(\text{timer period})}$

Notice that in the symmetric case, the period value is half that of the asymmetric case. This is because for up/down counting, the actual timer period is twice that specified in the period register (i.e. the timer counts up to the period register value, and then counts back down).

PWM resolution:

The PWM compare function resolution can be computed once the period register value is determined. The largest power of 2 is determined that is less than (or close to) the period value. As an example, if asymmetric was 1000, and symmetric was 500, then:

<u>Asymmetric PWM:</u> approx. 10 bit resolution since $2^{10} = 1024 \approx 1000$

<u>Symmetric PWM:</u> approx. 9 bit resolution since $2^9 = 512 \approx 500$

PWM duty cycle:

Duty cycle calculations are simple provided one remembers that the PWM signal is initially inactive during any particular timer period, and becomes active after the (first) compare match occurs. The timer compare register should be loaded with the value as follows:

<u>Asymmetric PWM:</u> TxCMPR = (100% - duty cycle) * TxPR

<u>Symmetric PWM:</u> TxCMPR = (100% - duty cycle) * TxPR

Note that for symmetric PWM, the desired duty cycle is only achieved if the compare registers contain the computed value for both the up-count compare and down-count compare portions of the time-base period.

PWM Computation Example





ePWM Dead-Band Sub-Module





Dead-band control provides a convenient means of combating current shoot-through problems in a power converter. Shoot-through occurs when both the upper and lower gates in the same phase of a power converter are open simultaneously. This condition shorts the power supply and results in a large current draw. Shoot-through problems occur because transistors open faster than they close, and because high-side and low-side power converter gates are typically switched in a complimentary fashion. Although the duration of the shoot-through current path is finite during PWM cycling, (i.e. the closing gate will eventually shut), even brief periods of a short circuit condition can produce excessive heating and over stress in the power converter and power supply.



Two basic approaches exist for controlling shoot-through: modify the transistors, or modify the PWM gate signals controlling the transistors. In the first case, the opening time of the transistor gate must be increased so that it (slightly) exceeds the closing time. One way to accomplish this is by adding a cluster of passive components such as resistors and diodes in series with the transistor gate, as shown in the next figure.



Shoot-through control via power circuit modification

The resistor acts to limit the current rise rate towards the gate during transistor opening, thus increasing the opening time. When closing the transistor however, current flows unimpeded from the gate via the by-pass diode and closing time is therefore not affected. While this passive approach offers an inexpensive solution that is independent of the control microprocessor, it is

imprecise, the component parameters must be individually tailored to the power converter, and it cannot adapt to changing system conditions.

The second approach to shoot-through control separates transitions on complimentary PWM signals with a fixed period of time. This is called dead-band. While it is possible to perform software implementation of dead-band, the C28x offers on-chip hardware for this purpose that requires no additional CPU overhead. Compared to the passive approach, dead-band offers more precise control of gate timing requirements. In addition, the dead time is typically specified with a single program variable that is easily changed for different power converters or adapted on-line.

e	PWM D	ead-Band Sub-N (lab file: EPwm)	<i>Iodule</i> Registers	
	Name	Description	Structure	
	DBCTL	Dead-Band Control	EPwmxRegs.DBCTL.all =	
	DBRED	10-bit Rising Edge Delay	EPwmxRegs.DBRED =	
	DBFED	10-bit Falling Edge Delay	EPwmxRegs.DBFED =	
		Rising Edge Delay = T _T Falling Edge Delay = T _T	_{BCLK} x DBRED _{IBCLK} x DBFED	



ePWM PWM Chopper Sub-Module







ePWM	Chopper Sub-M (lab file: EPwm	odule Registers
Name	Description	Structure
PCCTL	PWM-Chopper Control	EPwm <u>x</u> Regs.PCCTL.all =



ePWM Digital Compare Sub-Module



Purpose of the Digital Compare Sub-Module

- Comparator module outputs (COMP1, COMP2, and COMP3) and Trip-Zone inputs (TZ1, TZ2, and TZ3) generate Digital Compare A and B High/Low Signals (DCAH, DCAL, DCBH, and DCBL)
- DCAH/L and DCBH/L signals trigger events which can be filtered or fed directly to the trip-zone, event-trigger, and time-base sub-modules to:
 - Generate a trip-zone interrupt
 - Generate an ADC start of conversion
 - Force an event
 - Generate a synchronization event for synchronizing the ePWM module TBCNT
- Event filtering can optionally blank the input signal to remove noise



ePWM Digital Compare Sub-Module Registers (lab file: EPwm.c)

Name	Description	Structure
DCACTL	DC A Control	EPwmxRegs.DCACTL.all =
DCBCTL	DC B Control	EPwm <i>x</i> Regs.DCBCTL.all =
DCTRIPSEL	DC Trip Select	EPwmxRegs.DCTRIPSEL.all =
DCCAPCTL	Capture Control	EPWMxRegs.DCCAPCTL.all =
DCCAP	Counter Capture	EPwm <i>x</i> Regs.DCCAP =
DCFCTL	DC Filter Control	EPwmxRegs.DCFCTL.all =
DCFOFFSETCNT	Filter Offset Ctr	EPwm <i>x</i> Regs.DCOFFSETCNT =
DCFWINDOW	Filter Window	EPwm <i>x</i> Regs.DCFWINDOW =
DCFWINDOWCNT	Filter Window Ctr	EPwmxRegs.DCFWINDOWCNT =





ePWM Trip-Zone Sub-Module





The power drive protection is a safety feature that is provided for the safe operation of systems such as power converters and motor drives. It can be used to inform the monitoring program of

motor drive abnormalities such as over-voltage, over-current, and excessive temperature rise. If the power drive protection interrupt is unmasked, the PWM output pins will be put in the highimpedance state immediately after the pin is driven low. An interrupt will also be generated.

е	PWM T	rip-Zone Suk (lab file: E	D-Module Register
	Name	Description	Structure
	TZCTL	Trip-Zone Control	EPwmxRegs.TZCTL.all =
	TZSEL	Trip-Zone Select	EPwmxRegs.TZSEL.all =
	TZEINT	Enable Interrupt	EPwmxRegs.TZEINT.all =
	TZDCSEL	Digital Compare	EPWM <i>x</i> Regs.TZDCSEL.all =
	TZFLG	Trip-Zone Flag	EPwm <i>x</i> Regs.TZFLG.all =
	TZCLR	Trip-Zone Clear	EPwm <i>x</i> Regs.TZCLR.all =
	TZFRC	Trip-Zone Force	EPwmxRegs.TZFRC.all =
			•









ePWM Event-Trigger Sub-Module





ePWM Event-Trigger Sub-Module Registers (lab file: EPwm.c)

Name	Description	Structure
ETSEL	Event-Trigger Selection	EPwm <i>x</i> Regs.ETSEL.all =
ETPS	Event-Trigger Pre-Scale	EPwm <i>x</i> Regs.ETPS.all =
ETFLG	Event-Trigger Flag	EPwm <i>x</i> Regs.ETFLG.all =
ETCLR	Event-Trigger Clear	EPwm <i>x</i> Regs.ETCLR.all =
ETFRC	Event-Trigger Force	EPwmxRegs.ETFRC.all =





Hi-Resolution PWM (HRPWM)



eCAP



The capture units allow time-based logging of external TTL signal transitions on the capture input pins. The C28x has up to six capture units.

Capture units can be configured to trigger an A/D conversion that is synchronized with an external event. There are several potential advantages to using the capture for this function over the ADCSOC pin associated with the ADC module. First, the ADCSOC pin is level triggered, and therefore only low to high external signal transitions can start a conversion. The capture unit does not suffer from this limitation since it is edge triggered and can be configured to start a conversion on either rising edges or falling edges. Second, if the ADCSOC pin is held high longer than one conversion period, a second conversion will be immediately initiated upon completion of the first. This unwanted second conversion could still be in progress when a desired conversion is needed. In addition, if the end-of-conversion ADC interrupt is enabled, this second conversion will trigger an unwanted interrupt upon its completion. These two problems are not a concern with the capture unit. Finally, the capture unit can send an interrupt request to the CPU while it simultaneously initiates the A/D conversion. This can yield a time savings when computations are driven by an external event since the interrupt allows preliminary calculations to begin at the start-of-conversion, rather than at the end-of-conversion using the ADC end-of-conversion interrupt. The ADCSOC pin does not offer a start-of-conversion interrupt. Rather, polling of the ADCSOC bit in the control register would need to be performed to trap the externally initiated start of conversion.







eCAP Module Registers (lab file: ECap.c)		
Name	Description	Structure
ECCTL1	Capture Control 1	ECap <i>x</i> Regs.ECCTL1.all =
ECCTL2	Capture Control 2	ECap <i>x</i> Regs.ECCTL2.all =
TSCTR	Time-Stamp Counter	ECap <i>x</i> Regs.TSCTR =
CTRPHS	Counter Phase Offset	ECap <i>x</i> Regs.CTRPHS =
CAP1	Capture 1	ECap <i>x</i> Regs.CAP1 =
CAP2	Capture 2	ECap <i>x</i> Regs.CAP2 =
CAP3	Capture 3	ECap <i>x</i> Regs.CAP3 =
CAP4	Capture 4	ECap <i>x</i> Regs.CAP4 =
ECEINT	Enable Interrupt	ECap <i>x</i> Regs.ECEINT.all =
ECFLG	Interrupt Flag	ECap <i>x</i> Regs.ECFLG.all =
ECCLR	Interrupt Clear	ECap <i>x</i> Regs.ECCLR.all =
ECFRC	Interrupt Force	ECap <i>x</i> Regs.ECFRC.all =








The capture unit interrupts offer immediate CPU notification of externally captured events. In situations where this is not required, the interrupts can be masked and flag testing/polling can be used instead. This offers increased flexibility for resource management. For example, consider a servo application where a capture unit is being used for low-speed velocity estimation via a pulsing sensor. The velocity estimate is not used until the next control law calculation is made, which is driven in real-time using a timer interrupt. Upon entering the timer interrupt service routine, software can test the capture interrupt flag bit. If sufficient servo motion has occurred since the last control law calculation, the capture interrupt flag will be set and software can proceed to compute a new velocity estimate. If the flag is not set, then sufficient motion has not occurred and some alternate action would be taken for updating the velocity estimate. As a second example, consider the case where two successive captures are needed before a computation proceeds (e.g. measuring the width of a pulse). If the width of the pulse is needed as soon as the pulse ends, then the capture interrupt is the best option. However, the capture interrupt will occur after each of the two captures, the first of which will waste a small number of cycles while the CPU is interrupted and then determines that it is indeed only the first capture. If the width of the pulse is not needed as soon as the pulse ends, the CPU can check, as needed, the capture registers to see if two captures have occurred, and proceed from there.



eQEP



The eQEP circuit, when enabled, decodes and counts the quadrature encoded input pulses. The QEP circuit can be used to interface with an optical encoder to get position and speed information from a rotating machine.







Lab 7: Control Peripherals

> Objective

The objective of this lab is to become familiar with the programming and operation of the control peripherals and their interrupts. ePWM1A will be setup to generate a 2 kHz, 25% duty cycle symmetric PWM waveform. The waveform will then be sampled with the on-chip analog-to-digital converter and displayed using the graphing feature of Code Composer Studio. Next, eCAP1 will be setup to detect the rising and falling edges of the waveform. This information will be used to determine the width of the pulse and duty cycle of the waveform. The results of this step will be viewed numerically in a memory window.



> Procedure

Project File

1. A project named Lab7.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab7. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
Adc.cGpio.cCodeStartBranch.asmLab_5_6_7.cmdDefaultIsr_7.cMain_7.cDelayUs.asmPieCtrl_5_6_7_8_9_10.cDSP2833x_GlobalVariableDefs.cPieVect_5_6_7_8_9_10.cDSP2833x_Headers_nonBIOS.cmdSysCtrl.cECap_7_8_9_10_12.cWatchdog.cEPwm_7_8_9_10_12.cVatchdog.c
```

Setup Shared I/O and ePWM1

- 2. Edit Gpio.c and adjust the shared I/O pin in GPIO0 for the PWM1A function.
- 3. In EPwm_7_8_9_10_12.c, setup ePWM1 to implement the PWM waveform as described in the objective for this lab. The following registers need to be modified: TBCTL (set clock prescales to divide-by-1, no software force, sync and phase disabled), TBPRD, CMPA, CMPCTL (load on 0 or PRD), and AQCTLA (set on up count and clear on down count for output A). Software force, deadband, PWM chopper and trip action has been disabled. (Hint notice the last steps enable the timer count mode and enable the clock to the ePWM module). Either calculate the values for TBPRD and CMPA (as a challenge) or make use of the global variable names and values that have been set using #define in the beginning of Lab.h file. Notice that ePWM2 has been initialized earlier in the code for the ADC lab. Save your work.

Build and Load

4. Save all changes to the files and click the "Build" button to build and load the project.

Run the Code – PWM Waveform

- 5. Open a memory window to view some of the contents of the ADC results buffer. The address label for the ADC results buffer is *AdcBuf*. We will be running our code in real-time mode, and will have our window continuously refresh.
- 6. Using a connector wire provided, connect the PWM1A (pin # GPIO-00) to ADCINA0 (pin # ADC-A0) on the Docking Station.
- 7. Run the code (real-time mode) using the GEL function: GEL → Realtime Emulation Control → Run_Realtime_with_Reset. Watch the window update. Verify that the ADC result buffer contains the updated values.
- 8. Open and setup a graph to plot a 50-point window of the ADC results buffer. Click: View → Graph → Time/Frequency... and set the following values:

Start Address	AdcBuf
Acquisition Buffer Size	50
Display Data Size	50
DSP Data Type	16-bit unsigned integer
Sampling Rate (Hz)	50000
Time Display Unit	μs

Select OK to save the graph options.

9. The graphical display should show the generated 2 kHz, 25% duty cycle symmetric PWM waveform. The period of a 2 kHz signal is 500 µs. You can confirm this by measuring the period of the waveform using the graph (you may want to enlarge the graph window using the mouse). The measurement is best done with the mouse. The lower left-hand corner of the graph window will display the X and Y-axis values. Subtract the X-axis values taken over a complete waveform period (you can use the PC calculator program found in Microsoft Windows to do this).

Frequency Domain Graphing Feature of Code Composer Studio

10. Code Composer Studio also has the ability to make frequency domain plots. It does this by using the PC to perform a Fast Fourier Transform (FFT) of the DSP data. Let's make a frequency domain plot of the contents in the ADC results buffer (i.e. the PWM waveform).

Display Type	FFT Magnitude
Start Address	AdcBuf
Acquisition Buffer Size	50
FFT Framesize	50
DSP Data Type	16-bit unsigned integer
Sampling Rate (Hz)	50000

Click: View \rightarrow Graph \rightarrow Time/Frequency... and set the following values:

Select OK to save the graph options.

- 11. On the plot window, left-click the mouse to move the vertical marker line and observe the frequencies of the different magnitude peaks. Do the peaks occur at the expected frequencies?
- 12. Fully halt the CPU (real-time mode) by using the GEL function: GEL \rightarrow Realtime Emulation Control \rightarrow Full_Halt.

Setup eCAP1 to Measure Width of Pulse

The first part of this lab exercise generated a 2 kHz, 25% duty cycle symmetric PWM waveform which was sampled with the on-chip analog-to-digital converter and displayed using the graphing feature of Code Composer Studio. Next, eCAP1 will be setup to detect the rising and falling edges of the waveform. This information will be used to determine the period and duty cycle of the waveform. The results of this step will be viewed numerically in a memory window and can be compared to the results obtained using the graphing features of Code Composer Studio.

13. Add the following file to the project:

```
ECap_7_8_9_10_12.c
```

Check your files list to make sure the file is there.

14. In Main_7.c, add code to call the InitECap() function. There are no passed parameters or return values, so the call code is simply:

InitECap();

- 15. Edit Gpio.c and adjust the shared I/O pin in GPIO5 for the ECAP1 function.
- 16. Open and inspect the eCAP1 interrupt service routine (ECAP1_INT_ISR) in the file DefaultIsr_7.c. Notice that PwmDuty is calculated by CAP2 CAP1 (rising to falling edge) and that PwmPeriod is calculated by CAP3 CAP1 (rising to rising edge).
- 17. In ECap_7_8_9_10_12.c, setup eCAP1 to calculate PWM_duty and PWM_period. The following registers need to be modified: ECCTL2 (continuous mode, re-arm disable, and sync disable), ECCTL1 (set prescale to divide-by-1, configure capture event polarity without reseting the counter), and ECEINT (enable desired eCAP interrupt).
- 18. Using the "PIE Interrupt Assignment Table" find the location for the eCAP1 interrupt "ECAP1_INT" and fill in the following information:

PIE group #:_____ # within group:_____

This information will be used in the next step.

- 19. Modify the end of ECap_7_8_9_10_12.c to do the following:
 - Enable the "ECAP1_INT" interrupt in the PIE (Hint: use the PieCtrlRegs structure)
 - Enable the appropriate core interrupt in the IER register

Build and Load

20. Save all changes to the files and click the "Build" button.

Run the Code – Pulse Width Measurement

- 21. Open a memory window to view the address label *PwmPeriod*. (Type **&***PwmPeriod* in the address box). The address label *PwmDuty* (address **&***PwmDuty*) should appear in the same memory window.
- 22. Set the memory window properties format to "32-Bit UnSigned Int".
- 23. Using the connector wire provided, connect the PWM1A (pin # GPIO-00) to ECAP1 (pin # GPIO-05) on the Docking Station.
- 24. Run the code (real-time mode) by using the GEL function: GEL → Realtime Emulation Control → Run_Realtime_with_Reset. Notice the values for *PwmDuty* and *PwmPeriod*.
- 25. Fully halt the CPU (real-time mode) by using the GEL function: GEL \rightarrow Realtime Emulation Control \rightarrow Full_Halt.

Questions:

- How do the captured values for *PwmDuty* and *PwmPeriod* relate to the compare register CMPA and time-base period TBPRD settings for ePWM1A?
- What is the value of *PwmDuty* in memory?
- What is the value of *PwmPeriod* in memory?
- How does it compare with the expected value?

End of Exercise

Introduction

In this module, numerical concepts will be explored. One of the first considerations concerns multiplication – how does the user store the results of a multiplication, when the process of multiplication creates results larger than the inputs. A similar concern arises when considering accumulation – especially when long summations are performed. Next, floating-point concepts will be explored and IQmath will be described as a technique for implementing a "virtual floating-point" system to simplify the design process.

The IQmath Library is a collection of highly optimized and high precision mathematical functions used to seamlessly port floating-point algorithms into fixed-point code. These C/C++ routines are typically used in computationally intensive real-time applications where optimal execution speed and high accuracy is needed. By using these routines a user can achieve execution speeds considerable faster than equivalent code written in standard ANSI C language. In addition, by incorporating the ready-to-use high precision functions, the IQmath library can shorten significantly a DSP application development time. (The IQmath user's guide is included in the application zip file, and can be found in the /docs folder once the file is extracted and installed).

Learning Objectives



Module Topics

Numerical Concepts	
Module Topics	8-2
Numbering System Basics	8- <i>3</i>
Binary Numbers	8-3
Two's Complement Numbers	
Integer Basics	
Sign Extension Mode	
Binary Multiplication	8-6
Binary Fractions	
Representing Fractions in Binary	
Fraction Basics	8-8
Multiplying Binary Fractions	8-9
Fraction Coding	8-11
Fractional vs. Integer Representation	8-12
Floating-Point	8-13
IQmath	
IQ Fractional Representation	8-15
Traditional "Q" Math Approach	8-16
IQmath Approach	8-18
IQmath Library	8-23
Converting ADC Results into IQ Format	8-25
AC Induction Motor Example	8-26
IQmath Summary	8-32
Lab 8: IQmath & Floating-Point FIR Filter	8-33

Numbering System Basics

Given the ability to perform arithmetic processes (addition and multiplication) with the C28x, it is important to understand the underlying mathematical issues which come into play. Therefore, we shall examine the numerical concepts which apply to the C28x and, to a large degree, most processors.

Binary Numbers

The binary numbering system is the simplest numbering scheme used in computers, and is the basis for other schemes. Some details about this system are:

- It uses only two values: 1 and 0
- Each binary digit, commonly referred to as a bit, is one "place" in a binary number and represents an increasing power of 2.
- The least significant bit (LSB) is to the right and has the value of 1.
- Values are represented by setting the appropriate 1's in the binary number.
- The number of bits used determines how large a number may be represented.

Examples:

 $0110_2 = (0 * 8) + (1 * 4) + (1 * 2) + (0 * 1) = 6_{10}$ $11110_2 = (1 * 16) + (1 * 8) + (1 * 4) + (1 * 2) + (0 * 1) = 30_{10}$

Two's Complement Numbers

Notice that binary numbers can only represent **positive** numbers. Often it is desirable to be able to represent both positive and negative numbers. The two's complement numbering system modifies the binary system to include negative numbers by making the most significant bit (MSB) **negative**. Thus, two's complement numbers:

- Follow the binary progression of simple binary except that the MSB is negative in addition to its magnitude
- Can have any number of bits more bits allow larger numbers to be represented

Examples:

The same binary values are used in these examples for two's complement as were used above for binary. Notice that the decimal value is the same when the MSB is 0, but the decimal value is quite different when the MSB is 1.

Two operations are useful in working with two's complement numbers:

- The ability to obtain an additive inverse of a value
- The ability to load small numbers into larger registers (by sign extending)

To load small two's complement numbers into larger registers:

The MSB of the original number must carry to the MSB of the number when represented in the larger register.

- 1. Load the small number "right justified" into the larger register.
- 2. Copy the sign bit (the MSB) of the original number to all unfilled bits to the left in the register (sign extension).

Consider our two previous values, copied into an 8-bit register:

Examples:

Original No.	0 1 1 02	= 6 ₁₀	1 1 1 1 02	$= -2_{10}$
1. Load low	0110		11110	
2. Sign Extend	00000110	= 4 + 2 = 6	11111110	= -128 + 64 + + 2 = -2

Integer Basics



Sign Extension Mode

The C28x can operate on either unsigned binary or two's complement operands. The "Sign Extension Mode" (SXM) bit, present within a status register of the C28x, identifies whether or not the sign extension process is used when a value is brought into the accumulator. It is good programming practice to always select the desired SXM at the beginning of a module to assure the proper mode.



Binary Multiplication

Now that you understand two's complement numbers, consider the process of multiplying two two's complement values. As with "long hand" decimal multiplication, we can perform binary multiplication one "place" at a time, and sum the results together at the end to obtain the total product.

Note: This is not the method the C28x uses in multiplying numbers — it is merely a way of observing how binary numbers work in arithmetic processes.

The C28x uses 16-bit operands and a 32-bit accumulator. For the sake of clarity, consider the example below where we shall investigate the use of 4-bit values and an 8-bit accumulation:



In this example, consider the following:

- What are the two input values, and the expected result?
- Why are the "partial products" shifted left as the calculation continues?
- Why is the final partial product "different" than the others?
- What is the result obtained when adding the partial products?
- How shall this result be loaded into the accumulator?
- How shall we fill the remaining bit? Is this value still the expected one?
- How can the result be stored back to memory? What problems arise?

Note: With two's complement multiplication, the leading "1" in the second multiplicand is a sign bit. If the sign bit is "1", then take the 2's complement of the first multiplicand. Additionally, each partial product must be sign-extended for correct computation.

Note: All of the above questions except the final one are addressed in this module. The last question may have several answers:

- Store the lower accumulator to memory. What problem is apparent using this method in this example?
- Store the upper accumulator back to memory. Wouldn't this create a loss of precision, and a problem in how to interpret the results later?
- Store **both** the upper and lower accumulator to memory. This solves the above problems, but creates some new ones:
 - Extra code space, memory space, and cycle time are used
 - How can the result be used as the input to a subsequent calculation? Is such a condition likely (consider any "feedback" system)?

From this analysis, it is clear that integers do not behave well when multiplied. Might some other type of number system behave better? Is there a number system where the results of a multiplication are bounded?

Binary Fractions

Given the problems associated with integers and multiplication, consider the possibilities of using **fractional** values. Fractions do not grow when multiplied, therefore, they remain representable within a given word size and solve the problem. Given the benefit of fractional multiplication, consider the issues involved with using fractions:

- How are fractions represented in two's complement?
- What issues are involved when multiplying two fractions?

Representing Fractions in Binary

In order to represent both positive and negative values, the two's complement process will again be used. However, in the case of fractions, we will not set the LSB to 1 (as was the case for integers). When one considers that the range of fractions is from -1 to \sim +1, and that the only bit which conveys negative information is the MSB, it seems that the MSB must be the "negative ones position." Since binary representation is based on powers of two, it follows that the next bit would be the "one-halves" position, and that each following bit would have half the magnitude again. Considering, as before, a 4-bit model, we have the representation shown in the following example.



Fraction Basics



Multiplying Binary Fractions

When the C28x performs multiplication, the process is identical for all operands, integers or fractions. Therefore, the user must determine how to interpret the results. As before, consider the 4-bit multiply example:



As before, consider the following:

- What are the two input values and the expected result?
- As before, "partial products" are shifted left and the final is negative.
- How is the result (obtained when adding the partial products) read?
- How shall this result be loaded into the accumulator?
- How shall we fill the remaining bit? Is this value still the expected one?
- How can the result be stored back to memory? What problems arise?

To "read" the results of the fractional multiply, it is necessary to locate the binary point (the base 2 equivalent of the base 10 decimal point). Start by identifying the location of the binary point in the input values. The MSB is an integer and the next bit is 1/2, therefore, the binary point would be located between them. In our example, therefore, we would have three bits to the right of the binary point in each input value. For ease of description, we can refer to these as "Q3" numbers, where Q refers to the number of places to the right of the point.

When multiplying numbers, the Q values **add**. Thus, we would (mentally) place a binary point above the sixth LSB. We can now calculate the "Q6" result more readily.

As with integers, the results are loaded low and the MSB is a sign extension of the seventh bit. If this value were loaded into the accumulator, we could store the results back to memory in a variety of ways:

- Store both low and high accumulator values back to memory. This offers maximum detail, but has the same problems as with integer multiply.
- Store only the high (or low) accumulator back to memory. This creates a potential for a memory littered with varying Q-types.
- Store the upper accumulator shifted to the left by 1. This would store values back to memory in the same Q format as the input values, and with equal precision to the inputs. How shall the left shift be performed? Here's three methods:
 - Explicit shift (C or assembly code)
 - Shift on store (assembly code)
 - Use Product Mode shifter (assembly code)

Fraction Coding

Although COFF tools **recognize** values in integer, hex, binary, and other forms, they **understand** only integer, or non-fractional values. To use fractions within the C28x, it is necessary to describe them as though they were integers. This turns out to be a very simple trick. Consider the following number lines:



By multiplying a fraction by 32K (32768), a normalized fraction is created, which can be passed through the COFF tools as an integer. Once in the C28x, the normalized fraction looks and behaves exactly as a fraction. Thus, when using fractional constants in a C28x program, the coder first multiplies the fraction by 32768, and uses the resulting integer (rounded to the nearest whole value) to represent the fraction.

The following is a simple, but effective method for getting fractions past the assembler:

- 1. Express the fraction as a decimal number (drop the decimal point).
- 2. Multiply by 32768.
- 3. Divide by the proper multiple of 10 to restore the decimal position.

> Examples:

•	To represent 0.62:	32768	х	62	/	100
•	To represent 0.1405:	32768	х	1405	/	10000

This method produces a valid number accurate to 16 bits. You will not need to do the math yourself, and changing values in your code becomes rather simple.

Integer vs. Fractions Precision Range 1 Integer determined by # of bits Fraction ~+1 to -1 determined by # of bits Integers grow when you multiply them Fractions have limited range Fractions can still grow when you add them Scaling an application is time consuming Are there any other alternatives?

Fractional vs. Integer Representation

The C28x accumulator, a 32-bit register, adds extra range to integer calculations, but this becomes a problem in storing the results back to 16-bit memory.

Conversely, when using fractions, the extra accumulator bits increase precision, which helps minimize accumulative errors. Since any number is accurate (at best) to \pm one-half of a LSB, summing two of these values together would yield a worst case result of 1 LSB error. Four summations produce two LSBs of error. By 256 summations, eight LSBs are "noisy." Since the accumulator holds 32 bits of information, and fractional results are stored from the **high** accumulator, the extra range of the accumulator is a major benefit in noise reduction for long sum-of-products type calculations.

Floating-Point





Floating-Point Pros and Cons

- Advantages
 - Easy to write code
 - No scaling required
- Disadvantages
 - Somewhat higher device cost
 - May offer insufficient precision for some calculations due to 23 bit mantissa and the influence of the exponent

What if you don't have the luxury of using a floating-point C28x device?

IQmath

Implementing complex digital control algorithms on a Digital Signal Processor (DSP), or any other DSP capable processor, typically come across the following issues:

- Algorithms are typically developed using floating-point math
- Floating-point devices are more expensive than fixed-point devices
- Converting floating-point algorithms to a fixed-point device is very time consuming
- Conversion process is one way and therefore backward simulation is not always possible

The design may initially start with a simulation (i.e. MatLab) of a control algorithm, which typically would be written in floating-point math (C or C++). This algorithm can be easily ported to a floating-point device, however because of cost reasons most likely a 16-bit or 32-bit fixed-point device would be used in many target systems.

The effort and skill involved in converting a floating-point algorithm to function using a 16-bit or 32-bit fixed-point device is quite significant. A great deal of time (many days or weeks) would be needed for reformatting, scaling and coding the problem. Additionally, the final implementation typically has little resemblance to the original algorithm. Debugging is not an easy task and the code is not easy to maintain or document.

IQ Fractional Representation

A new approach to fixed-point algorithm development, termed "IQmath", can greatly simplify the design development task. This approach can also be termed "virtual floating-point" since it looks like floating-point, but it is implemented using fixed-point techniques.



The IQmath approach enables the seamless portability of code between fixed and floating-point devices. This approach is applicable to many problems that do not require a large dynamic range, such as motor or digital control applications.



Traditional "Q" Math Approach



The traditional approach to performing math operations, using fixed-point numerical techniques can be demonstrated using a simple linear equation example. The floating-point code for a linear equation would be:

```
float Y, M, X, B;
Y = M * X + B;
```

For the fixed-point implementation, assume all data is 32-bits, and that the "Q" value, or location of the binary point, is set to 24 fractional bits (Q24). The numerical range and resolution for a 32-bit Q24 number is as follows:

Q value	Min Value	Max Value	Resolution
Q24	$-2^{(32-24)} = -128.000\ 000\ 00$	$2^{(32-24)} - (\frac{1}{2})^{24} = 127.999\ 999\ 94$	$(\frac{1}{2})^{24} = 0.000\ 000\ 06$

The C code implementation of the linear equation is:

int32 Y, M, X, B; // numbers are all Q24
Y = ((int64) M * (int64) X + (int64) B << 24) >> 24;

Compared to the floating-point representation, it looks quite cumbersome and has little resemblance to the floating-point equation. It is obvious why programmers prefer using floating-point math.

The slide shows the implementation of the equation on a processor containing hardware that can perform a 32x32 bit multiplication, 64-bit addition and 64-bit shifts (logical and arithmetic) efficiently.

The basic approach in traditional fixed-point "Q" math is to align the binary point of the operands that get added to or subtracted from the multiplication result. As shown in the slide, the multiplication of M and X (two Q24 numbers) results in a Q48 value that is stored in a 64-bit register. The value B (Q24) needs to be scaled to a Q48 number before addition to the M*X value (low order bits zero filled, high order bits sign extended). The final result is then scaled back to a Q24 number (arithmetic shift right) before storing into Y (Q24). Many programmers may be familiar with 16-bit fixed-point "Q" math that is in common use. The same example using 16-bit numbers with 15 fractional bits (Q15) would be coded as follows:

int16 Y, M, X, B; // numbers are all Q15
Y = ((int32) M * (int32) X + (int32) B << 15) >> 15;

In both cases, the principal methodology is the same. The binary point of the operands that get added to or subtracted from the multiplication result must be aligned.

IQmath Approach



In the "IQmath" approach, rather then scaling the operands, which get added to or subtracted from the multiplication result, we do the reverse. The multiplication result binary point is scaled back such that it aligns to the operands, which are added to or subtracted from it. The C code implementation of this is given by linear equation below:

int32 Y, M, X, B; Y = ((int64) M * (int64) X) >> 24 + B;

The slide shows the implementation of the equation on a processor containing hardware that can perform a 32x32 bit multiply, 32-bit addition/subtraction and 64-bit logical and arithmetic shifts efficiently.

The key advantage of this approach is shown by what can then be done with the C and C++ compiler to simplify the coding of the linear equation example.

Let's take an additional step and create a multiply function in C that performs the following operation:

```
int32 _IQ24mpy(int32 M, int32 X) { return ((int64) M * (int64) X) >> 24; }
```

The linear equation can then be written as follows:

Y = IQ24mpy(M, X) + B;

Already we can see a marked improvement in the readability of the linear equation.

Using the operator overloading features of C++, we can overload the multiplication operand "*" such that when a particular data type is encountered, it will automatically implement the scaled multiply operation. Let's define a data type called "iq" and assign the linear variables to this data type:

```
iq Y, M, X, B // numbers are all Q24 \,
```

The overloading of the multiply operand in C++ can be defined as follows:

iq operator*(const iq &M, const iq &X){return((int64)M*(int64) X) >> 24;}

Then the linear equation, in C++, becomes:

Y = M * X + B;

This final equation looks identical to the floating-point representation. It looks "natural". The four approaches are summarized in the table below:

Math Implementations	Linear Equation Code
32-bit floating-point math in C	$\mathbf{Y} = \mathbf{M} * \mathbf{X} + \mathbf{B};$
32-bit fixed-point "Q" math in C	Y = ((int64) M * (int64) X) + (int64) B << 24) >> 24;
32-bit IQmath in C	Y = IQ24mpy(M, X) + B;
32-bit IQmath in C++	$\mathbf{Y} = \mathbf{M} * \mathbf{X} + \mathbf{B};$

Essentially, the mathematical approach of scaling the multiplier operand enables a cleaner and a more "natural" approach to coding fixed-point problems. For want of a better term, we call this approach "IQmath" or can also be described as "virtual floating-point".

IQmath Approach			
	Watti	JIY	Operation
	Y = ((i64))	м *	(i64) X) >> Q + B;
	Redefine the m	ulti	ply operation as follows:
	_IQmpy(M,X) ==	((i64) M * (i64) X) >> Q
	This simplifie	s tł	ne equation as follows:
	Y = _	ĮQI	mpy(M,X) + B;
compile	_ ع = r supports "_IQm	_IQ	mpy(M,X) + B; " intrinsic; assembly code gener
compile MOVL	۲ = _ r supports "_IQm ۲,@м	_IQI	mpy(M,X) + B; " intrinsic; assembly code gener
Compile MOVL IMPYL	Y = _ r supports "_IQm XT,@M P,XT,@X	_IQ py ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X</pre>
Compile MOVL IMPYL QMPYL	Y = _ r supports "_IQm XT,@M P,XT,@X ACC,XT,@X	_IQ py ; ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X ACC = high 32-bits of M*X</pre>
COMPIL MOVL IMPYL QMPYL LSL64	Y = _ r supports "_IQm XT,@M P,XT,@X ACC,XT,@X ACC:P,#(32-Q)	_IQ1 py ; ; ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X ACC = high 32-bits of M*X ACC = ACC:P << 32-Q</pre>
COMPIL MOVL IMPYL QMPYL LSL64	Y = _ r supports "_IQm XT,@M P,XT,@X ACC,XT,@X ACC:P,#(32-Q)	 py ; ; ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X ACC = high 32-bits of M*X ACC = ACC:P << 32-Q (same as P = ACC:P >> Q)</pre>
COMPIL MOVL IMPYL QMPYL LSL64 ADDL	Y = _ r supports "_IQm XT,@M P,XT,@X ACC,XT,@X ACC:P,#(32-Q) ACC,@B	py ; ; ; ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X ACC = high 32-bits of M*X ACC = ACC:P << 32-Q (same as P = ACC:P >> Q) Add B</pre>
COMPIL MOVL IMPYL QMPYL LSL64 ADDL MOVL	Y = _ r supports "_IQm XT,@M P,XT,@X ACC,XT,@X ACC:P,#(32-Q) ACC,@B @Y,ACC	<u>IQ</u> py ; ; ; ; ;	<pre>mpy(M,X) + B; "intrinsic; assembly code gener P = low 32-bits of M*X ACC = high 32-bits of M*X ACC = ACC:P << 32-Q (same as P = ACC:P >> Q) Add B Result = Y = IQmpy(M*X) + B</pre>

	IQmath Approach It looks like floating-point!
Floating-Point	float Y, M, X, B;
	Y = M * X + B;
Traditional	long Y, M, X, B;
Fix-Point Q	Y = ((i64) M * (i64) X + (i64) B << Q)) >> Q;
"IQmath"	_iq Y, M, X, B;
In C	$Y = _IQmpy(M, X) + B;$
"IQmath"	iq Y, M, X, B;
In C++	Y = M * X + B;
	"IQmath" code is easy to read!

	IQmath	Approach Q simplification	
User	selects "Global Q"	value for the whole a	application
	•	GLOBAL_Q	
based on	the required dynam	nic range or resolutio	on, for example:
GLOBAL_Q	Max Val	Min Val	Resolution
28	7.999 999 996	-8.000 000 000	0.000 000 004
24	127.999 999 94	-128.000 000 00	0.000 000 06
20	2047.999 999	-2048.000 000	0.000 001
#define _iq Y, Y = _IQ	e GLOBAL_Q 18 , M, X, B; Qmpy(M,X) + B;	// set in "IQmath // all values are	Lib.h" file in $Q = 18$
The	user can also expli	citly specify the Q va	lue to use:
_iq20	Y, M, X, B;		
Y = _I	220mpy(M,X) + B;	<pre>// all values are</pre>	in Q = 20

The basic "IQmath" approach was adopted in the creation of a standard math library for the Texas Instruments TMS320C28x DSP fixed-point processor. This processor contains efficient hardware for performing 32x32 bit multiply, 64-bit shifts (logical and arithmetic) and 32-bit add/subtract operations, which are ideally suited for 32 bit "IQmath".

Some enhancements were made to the basic "IQmath" approach to improve flexibility. They are:

Setting of GLOBAL_Q Parameter Value: Depending on the application, the amount of numerical resolution or dynamic range required may vary. In the linear equation example, we used a Q value of 24 (Q24). There is no reason why any value of Q can't be used. In the "IQmath" library, the user can set a GLOBAL_Q parameter, with a range of 1 to 30 (Q1 to Q30). All functions used in the program will use this GLOBAL_Q value. For example:

```
#define GLOBAL_Q 18
Y = _IQmpy(M, X) + B; // all values use GLOBAL_Q = 18
```

If, for some reason a particular function or equation requires a different resolution, then the user has the option to implicitly specify the Q value for the operation. For example:

Y = $_IQ23mpy(M,X)$ + B; // all values use Q23, including B and Y

The Q value must be consistent for all expressions in the same line of code.



Selecting FLOAT_MATH or IQ_MATH Mode: As was highlighted in the introduction, we would ideally like to be able to have a single source code that can execute on a floating-point or fixed-point target device simply by recompiling the code. The "IQmath" library supports this by setting a mode, which selects either IQ_MATH or FLOAT_MATH. This operation is performed by simply redefining the function in a header file. For example:

```
#if MATH_TYPE == IQ_MATH
#define _IQmpy(M , X) _IQmpy(M , X)
#elseif MATH_TYPE == FLOAT_MATH
#define _IQmpy(M , X) (float) M * (float) X
#endif
```

Essentially, the programmer writes the code using the "IQmath" library functions and the code can be compiled for floating-point or "IQmath" operations.

IQmath Library

IQma	th Library:	Math & Trig	Functions
Operation	Floating-Point	"IQmath" in C	"IQmath" in C++
type	float A, B;	_iq A, B;	iq A, B;
constant	A = 1.2345	A = _IQ(1.2345)	A = IQ(1.2345)
multiply	A * B	_IQmpy(A,B)	A * B
divide	A/B	_IQdiv (A , B)	A/B
add	A + B	A + B	A + B
substract	A - B	A - B	A – B
boolean	>, >=, <, <=, ==, =, &&,	>, >=, <, <=, ==, =, &&,	>, >=, <, <=, ==, =, &&,
trig	sin(A),cos(A)	_IQsin(A), _IQcos(A)	IQsin(A),IQcos(A)
and	sin(A*2pi),cos(A*2pi)	_IQsinPU(A), _IQcosPU(A)	IQsinPU(A),IQcosPU(A)
power	asin(A),acos(A)	_IQasin(A),_IQacos(A)	IQasin(A),IQacos(A)
functions	atan(A),atan2(A,B)	_IQatan(A), _IQatan2(A,B)	IQatan(A),IQatan2(A,B)
	atan2(A,B)/2pi	_IQatan2PU(A,B)	IQatan2PU(A,B)
	sqrt(A),1/sqrt(A)	_IQsqrt(A), _IQisqrt(A)	IQsqrt(A),IQisqrt(A)
	sqrt(A*A + B*B)	_IQmag(A,B)	IQmag(A,B)
	exp(A)	_IQexp(A)	IQexp(A)
saturation	if(A > Pos) A = Pos if(A < Neg) A = Neg	_IQsat(A,Pos,Neg)	IQsat(A,Pos,Neg)
	Accuracy of functions	/operations approx ~28 to	~31 bits

Additionally, the "IQmath" library contains DSP library modules for filters (FIR & IIR) and Fast Fourier Transforms (FFT & IFFT).

Operation	Floating-Point	"IQmath" in C	"IQmath" in C++
iq to iqN	Α	_IQtoIQN(A)	lQtolQN(A)
iqN to iq	Α	_IQNtoIQ(A)	IQNtoIQ(A)
integer(iq)	(long) A	_IQint(A)	IQint(A)
fraction(iq)	A – (long) A	_IQfrac(A)	IQfrac(A)
iq = iq*long	A * (float) B	_IQmpyI32(A,B)	IQmpyI32(A,B)
integer(iq*long)	(long) (A * (float) B)	_IQmpyI32int(A,B)	IQmpyI32int(A,B)
fraction(iq*long)	A - (long) (A * (float) B)	_IQmpyI32frac(A,B)	IQmpyl32frac(A,B)
qN to iq	Α	_QNtoIQ(A)	QNtolQ(A)
iq to qN	Α	_IQtoQN(A)	IQtoQN(A)
string to iq	atof(char)	_atolQ(char)	atoIQ(char)
IQ to float	A	_IQtoF(A)	lQtoF(A)
IQ to ASCII	sprintf(A.B.C)	IQtoA(A.B.C)	IQtoA(A.B.C)

16 vs. 32 Bits

The "IQmath" approach could also be used on 16-bit numbers and for many problems, this is sufficient resolution. However, in many control cases, the user needs to use many different "Q" values to accommodate the limited resolution of a 16-bit number.

With DSP devices like the TMS320C28x processor, which can perform 16-bit and 32-bit math with equal efficiency, the choice becomes more of productivity (time to market). Why bother spending a whole lot of time trying to code using 16-bit numbers when you can simply use 32-bit numbers, pick one value of "Q" that will accommodate all cases and not worry about spending too much time optimizing.

Of course there is a concern on data RAM usage if numbers that could be represented in 16 bits all use 32 bits. This is becoming less of an issue in today's processors because of the finer technology used and the amount of RAM that can be cheaply integrated. However, in many cases, this problem can be mitigated by performing intermediate calculations using 32-bit numbers and converting the input from 16 to 32 bits and converting the output back to 16 bits before storing the final results. In many problems, it is the intermediate calculations that require additional accuracy to avoid quantization problems.

Converting ADC Results into IQ Format



As you may recall, the converted values of the ADC are placed in the lower 12 bits of the ADCRESULT0 register. Before these values are filtered using the IQmath library, they need to to be put into the IQ format as a 32-bit long. For uni-polar ADC inputs (i.e., 0 to 3.3 V inputs), a conversion to global IQ format can be achieved with:

IQresult_unipolar = _IQmpy(_IQ(3.3),_IQ12toIQ((_iq) AdcResult.ADCRESULT0));

How can we modify the above to recover bi-polar inputs, for example +-1.65 volts? One could do the following to offset the +1.65V analog biasing applied to the ADC input:

```
IQresult_bipolar =
_IQmpy(_IQ(3.3),_IQ12toIQ((_iq) AdcResult.ADCRESULT0)) - _IQ(1.65);
```

However, one can see that the largest intermediate value the equation above could reach is 3.3. This means that it cannot be used with an IQ data type of IQ30 (IQ30 range is -2 < x < -2). Since the IQmath library supports IQ types from IQ1 to IQ30, this could be an issue in some applications.

The following clever approach supports IQ types from IQ1 to IQ30:

```
IQresult_bipolar =
_IQmpy(_IQ(1.65),_IQ15toIQ((_iq) ((int16) (AdcResult.ADCRESULT0 ^
0x8000))));
```

The largest intermediate value that this equation could reach is 1.65. Therefore, IQ30 is easily supported.

AC Induction Motor Example



The "IQmath" approach is ideally suited for applications where a large numerical dynamic range is not required. Motor control is an example of such an application (audio and communication algorithms are other applications). As an example, the IQmath approach has been applied to the sensor-less direct field control of an AC induction motor. This is probably one of the most challenging motor control problems and as will be shown later, requires numerical accuracy greater then 16-bits in the control calculations.

The above slide is a block diagram representation of the key control blocks and their interconnections. Essentially this system implements a "Forward Control" block for controlling the d-q axis motor current using PID controllers and a "Feedback Control" block using back emf's integration with compensated voltage from current model for estimating rotor flux based on current and voltage measurements. The motor speed is simply estimated from rotor flux differentiation and openloop slip computation. The system was initially implemented on a "Simulator Test Bench" which uses a simulation of an "AC Induction Motor Model" in place of a real motor. Once working, the system was then tested using a real motor on an appropriate hardware platform.

Each individual block shown in the slide exists as a stand-alone C/C++ module, which can be interconnected to form the complete control system. This modular approach allows reusability and portability of the code. The next few slides show the coding of one particular block, PARK Transform, using floating-point and "IQmath" approaches in C:
```
AC Induction Motor Example
Park Transform - floating-point C code
#include "math.h"
#define TWO_PI 6.28318530717959
void park_calc(PARK *v)
{
    float cos_ang , sin_ang;
    sin_ang = sin(TWO_PI * v->ang);
    cos_ang = cos(TWO_PI * v->ang);
    v->de = (v->ds * cos_ang) + (v->qs * sin_ang);
    v->qe = (v->qs * cos_ang) - (v->ds * sin_ang);
}
```

```
AC Induction Motor Example
Park Transform - converting to "IQmath" C code
#include "math.h"
#include "IQmathLib.h"
#define TWO_PI _IQ(6.28318530717959)
void park_calc(PARK *v)
{
    __iq _ cos_ang , sin_ang;
    sin_ang = _IQsin(_IQmpy(TWO_PI , v->ang));
    cos_ang = _IQcos(_IQmpy(TWO_PI , v->ang));
    v->de = _IQmpy(v->ds , cos_ang) + _IQmpy(v->qs , sin_ang);
    v->qe = _IQmpy(v->qs , cos_ang) - _IQmpy(v->ds , sin_ang);
 }
```

The complete system was coded using "IQmath". Based on analysis of coefficients in the system, the largest coefficient had a value of 33.3333. This indicated that a minimum dynamic range of 7 bits (+/-64 range) was required. Therefore, this translated to a GLOBAL_Q value of 32-7 = 25 (Q25). Just to be safe, the initial simulation runs were conducted with GLOBAL_Q = 24 (Q24)

value. The plots start from a step change in reference speed from 0.0 to 0.5 and 1024 samples are taken.



The speed eventually settles to the desired reference value and the stator current exhibits a clean and stable oscillation. The block diagram slide shows at which points in the control system the plots are taken from.







With the ability to select the GLOBAL_Q value for all calculations in the "IQmath", an experiment was conducted to see what maximum and minimum Q value the system could tolerate before it became unstable. The results are tabulated in the slide below:

Q range	Stability Range
Q31 to Q27	Unstable (not enough dynamic range)
Q26 to Q19	Stable
Q18 to Q0	Unstable (not enough resolution, quantization problems)

The above indicates that, the AC induction motor system that we simulated requires a minimum of 7 bits of dynamic range (+/-64) and requires a minimum of 19 bits of numerical resolution (+/-0.000002). This confirms our initial analysis that the largest coefficient value being 33.33333 required a minimum dynamic range of 7 bits. As a general guideline, users using IQmath should examine the largest coefficient used in the equations and this would be a good starting point for setting the initial GLOBAL_Q value. Then, through simulation or experimentation, the user can reduce the GLOBAL_Q until the system resolution starts to cause instability or performance degradation. The user then has a maximum and minimum limit and a safe approach is to pick a midpoint.

What the above analysis also confirms is that this particular problem does require some calculations to be performed using greater then 16 bit precision. The above example requires a minimum of 7 + 19 = 26 bits of numerical accuracy for some parts of the calculations. Hence, if one was implementing the AC induction motor control algorithm using a 16 bit fixed-point DSP, it would require the implementation of higher precision math for certain portions. This would take more cycles and programming effort.

The great benefit of using GLOBAL_Q is that the user does not necessarily need to go into details to assign an individual Q for each variable in a whole system, as is typically done in conventional fixed-point programming. This is time consuming work. By using 32-bit resolution and the "IQmath" approach, the user can easily evaluate the overall resolution and quickly implement a typical digital motor control application without quantization problems.

Benchmark	C28x C floating-point std. RTS lib (150 MHz)	C28x C floating-point fast RTS lib (150 MHz)	C28x C IQmath v1.4d (150 MHz)
B1: ACI module cycles	401	401	625
B2: Feedforward control cycles	421	371	403
B3: Feedback control cycles	2336	792	1011
Total control cycles (B2+B3)	2757	1163	1414
% of available MHz used (20 kHz control loop)	36.8%	15.5%	18.9%
tes: C28x compiled on codegen tools v	5.0.0, -g (debug ena	abled), -o3 (max. op	timization)

Using the profiling capabilities of the respective DSP tools, the table above summarizes the number of cycles and code size of the forward and feedback control blocks.

The MIPS used is based on a system sampling frequency of 20 kHz, which is typical of such systems.

IQmath Summary



The IQmath approach, matched to a fixed-point processor with 32x32 bit capabilities enables the following:

- Seamless portability of code between fixed and floating-point devices
- Maintenance and support of one source code set from simulation to target device
- Adjustability of numerical resolution (Q value) based on application requirement
- Implementation of systems that may otherwise require floating-point device
- Rapid conversion/porting and implementation of algorithms

Lab 8: IQmath & Floating-Point FIR Filter

> Objective

The objective of this lab is to become familiar with IQmath programming. In the previous lab, ePWM1A was setup to generate a 2 kHz, 25% duty cycle symmetric PWM waveform. The waveform was then sampled with the on-chip analog-to-digital converter. In this lab the sampled waveform will be passed through an FIR filter and displayed using the graphing feature of Code Composer Studio. The filter math type is selected in the "IQmathLib.h" file.



> Procedure

Project File

1. A project named Lab8.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab8. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
Adc.c
CodeStartBranch.asm
DefaultIsr_8.c
DelayUs.asm
DSP2803x_GlobalVariableDefs.c
DSP2803x_Headers_nonBIOS.cmd
ECap_7_8_9_10_12.c
EPwm_7_8_9_10_12.c
```

```
Filter.c
Gpio.c
Lab_8.cmd
Main_8.c
PieCtrl_5_6_7_8_9_10.c
PieVect_5_6_7_8_9_10.c
SysCtrl.c
Watchdog.c
```

Project Build Options

2. Setup the include search path to include the IQmath header file. Open the Build Options and select the Compiler tab. In the Preprocessor Category, find the Include Search Path (-i) box and add to the end of the line (preceded with a semicolon to append this directory to the existing search path):

;..\IQmath\include

3. Setup the library search path to include the IQmath library. Select the Linker tab.

a. In the Libraries Category, find the Search Path (-i) box and enter:

..\IQmath\lib

b. In the Include Libraries (-1) box add to the end of the line (preceeded with a semicolon to append this library to the existing library):

;IQmath.lib

Then select OK to save the Build Options.

Include IQmathLib.h

4. In the CCS project window left click the plus sign (+) to the left of the Include folder. Edit Lab. h to *uncomment* the line that includes the IQmathLib. h header file. Next, in the Function Prototypes section, *uncomment* the function prototype for IQssfir(), the IQ math single-sample FIR filter function. In the Global Variable References section *uncomment* the two _iq references. Save the changes and close the file.

Inspect Lab_8.cmd

5. Open and inspect Lab_8.cmd. First, notice that a section called "IQmath" is being linked to LOSARAM. The IQmath section contains the IQmath library functions (code). Second, notice that a section called "IQmathTables" is being linked to the IQTABLES with a TYPE = NOLOAD modifier after its allocation. The IQmath tables are used by the IQmath library functions. The NOLOAD modifier allows the linker to resolve all addresses in the section, but the section is not actually placed into the .out file. This is done because the section is already present in the device ROM (you cannot load data into ROM after the device is manufactured!). The tables were put in the ROM by TI when the device was manufactured. All we need to do is link the section to the addresses where it is known to already reside (the tables are the very first thing in the BOOT ROM, starting at address 0x3FE000). Close the inspected file.

Select a Global IQ value

6. Use File → Open... to open c:\C28x\Labs\IQmath\include\IQmathLib.h. Confirm that the GLOBAL_Q type (near beginning of file) is set to a value of 24. If it is not, modify as necessary:

#define GLOBAL_Q 24

Recall that this Q type will provide 8 integer bits and 24 fractional bits. Dynamic range is therefore $-128 \le x < +128$, which is sufficient for our purposes in the workshop.

Notice that the math type is defined as IQmath by:

#define MATH_TYPE IQ_MATH

Close the file.

IQmath Single-Sample FIR Filter

- 7. Open and inspect DefaultIsr_8.c. Notice that the ADCINT_ISR calls the IQmath single-sample FIR filter function, IQssfir(). The filter coefficients have been defined in the beginning of Main_8.c.
- 8. Open and inspect the IQssfir() function in Filter.c. This is a simple, non-optimized coding of a basic IQmath single-sample FIR filter. Close the inspected files.

Build and Load

9. Click the "Build" button to build and load the project.

Run the Code – Filtered Waveform

- 10. Open a memory window to view some of the contents of the filtered ADC results buffer. The address label for the filtered ADC results buffer is *AdcBufFiltered*. Set the Format to *16-Bit Unsigned Integer*. We will be running our code in real-time mode, and will have our window continuously refresh.
- **Note:** For the next step, check to be sure that the jumper wire connecting PWM1A (pin # GPIO-00) to ADCINA0 (pin # ADC-A0) is in place on the Docking Station.
 - 11. Run the code in real-time mode using the GEL function: GEL → Realtime Emulation Control → Run_Realtime_with_Reset, and watch the memory window update. Verify that the ADC result buffer contains updated values.
 - 12. Open and setup a dual-time graph to plot a 50-point window of the filtered and unfiltered ADC results buffer. Click: View → Graph → Time/Frequency... and set the following values:

Display Type	Dual Time
Start Address – upper display	AdcBufFiltered
Start Address – lower display	AdcBuf
Acquisition Buffer Size	50
Display Data Size	50
DSP Data Type	16-bit unsigned integer
Sampling Rate (Hz)	50000
Time Display Unit	μs

Select OK to save the graph options.

- 13. The graphical display should show the generated FIR filtered 2 kHz, 25% duty cycle symmetric PWM waveform in the upper display and the unfiltered waveform generated in the previous lab exercise in the lower display. Notice the shape and phase differences between the waveform plots (the filtered curve has rounded edges, and lags the unfiltered plot by several samples). The amplitudes of both plots should run from 0 to 4095.
- 14. Open and setup two (2) frequency domain plots one for the filtered and another for the unfiltered ADC results buffer. Click: View → Graph → Time/Frequency... and set the following values:

	<u>GRAPH #1</u>	GRAPH #2
Display Type	FFT Magnitude	FFT Magnitude
Start Address	AdcBufFiltered	AdcBuf
Acquisition Buffer Size	50	50
FFT Framesize	50	50
DSP Data Type	16-bit unsigned integer	16-bit unsigned integer
Sampling Rate (Hz)	50000	50000

Select OK to save the graph options.

15. The graphical displays should show the frequency components of the filtered and unfiltered 2 kHz, 25% duty cycle symmetric PWM waveforms. Notice that the higher frequency components are reduced using the Low-Pass FIR filter in the filtered graph as compared to the unfiltered graph.

16. Fully halt the CPU (real-time mode) by using the GEL function: GEL → Realtime Emulation Control → Full_Halt.

End of Exercise

Lab 8 Reference: Low-Pass FIR Filter

Bode Plot of Digital Low Pass Filter

Coefficients: [1/16, 4/16, 6/16, 4/16, 1/16]

Sample Rate: 50 kHz



Introduction

This module explains the operation of the control law accelerator (CLA). The CLA is an independent, fully programmable, 32-bit floating-point math processor that enables concurrent execution into the C28x family. This extends the capabilities of the C28x CPU by adding parallel processing. The CLA has direct access to the ADC result registers, and all ePWM, HRPWM and comparator registers. This allows the CLA to read ADC samples "just-in-time" and significantly reduces the ADC sample to output delay enabling faster system response and higher frequency operation. Utilizing the CLA for time-critical tasks frees up the CPU to perform other system and communication functions concurrently.

Learning Objectives



Module Topics

Control Law Accelerator	
Module Topics	
Control Law Accelerator (CLA)	
CLA Block Diagram	
CLA Memory and Register Access	
CLA Tasks	
Control and Execution Registers	
CLA Registers	
CLA Initialization	
CLA Task Programming	
CLA Instruction Set	
CLA Addressing Modes	
CLA Code Example	
CLA Code Debugging	
Lab 9: CLA Floating-Point FIR Filter	

Control Law Accelerator (CLA)



CLA Block Diagram



CLA Memory and Register Access



CLA Tasks





Control and Execution Registers



CLA Registers

Register	Description
MCTI	Control Register
MMEMCFG	Memory Configuration Register
MPISRCSEL1	Peripheral Interrupt Source Select 1 Register
MIFR	Interrupt Flag Register
MIER	Interrupt Enable Register
MIFRC	Interrupt Force Register
MICLR	Interrupt Flag Clear Register
MIOVF	Interrupt Overflow Flag Register
MICLROVF	Interrupt Overflow Flag Clear Register
MIRUN	Interrupt Run Status Register
MVECTx	Task x Interrupt Vector (x = 1-8)
MPC	CLA 12-bit Program Counter
MARx	CLA Auxiliary Register x (x = 0-1)
MRx	CLA Floating-Point 32-bit Result Register (x = 0-3)
MSTF	CLA Floating-Point Status Register





CLA Peripheral Interrupt Source Select 1 Register 1

Task 8 Peripheral Interrupt Input 000 = ADCINT8 010 = CPU Timer 0 xx1 = no source	Task 7 Peripheral Interrupt Input 000 = ADCINT7 010 = ePWM7 xx1 = no source	Task 6 Peripheral Interrupt Input 000 = ADCINT6 010 = ePWM6 xx1 = no source	Task 5 Peripheral Interrupt Input 000 = ADCINT5 010 = ePWM5 xx1 = no source
31-20	27 - 24	23 - 20	19 - 16
PERINT8SEL	PERINT7SEL	PERINT6SEL	PERINT5SEL
15 - 12	11 - 8	7 - 4	3 - 0
PERINT4SEL	PERINT3SEL	PERINT2SEL	PERINT1SEL
/			/
Task 4 Peripheral Interrupt Input 000 = ADCINT4 010 = ePWM4 xx1 = no source	Task 3 Peripheral Interrupt Input 000 = ADCINT3 010 = ePWM3 xx1 = no source	Task 2 Peripheral Interrupt Input 000 = ADCINT2 010 = ePWM2 xx1 = no source	Task 1 Peripheral Interrupt Input 000 = ADCINT1 010 = ePWM1 xx1 = no source
Note: select xx1 (no source) it	000 = Default		



CLA Initialization



uild Options fo General Compil g-pdsw225 iff iff. Compatibility -cla_supported Category: Basic Advanced Advanced Advanced Fiels	Enabling CLA	Sup	Note: You must be using a C28x Piccolo device that h the Control Law Accelerate In the project build options select: (cla0 (From Device Type 0)
Assembly Parser Preprocessor Diagnostics	Opt Level: None Program Level Opt:: None Specify CLA Support: Cla0 (From Device Type 0) Cla0 (From Device Type 0)	•	This is required in order to assemble CLA code CLA support requires codegen tools v5.2.0 or lat
	OK Cancel Help		

CLA Task Programming



CLA Instruction Set

CLA Instruction Overview			
Туре		Example	Cycles
Load (Conditional)	MMOV32	MRa,mem32{,CONDF}	1
Store	MMOV32	mem32,MRa	1
Load with Data Move	MMOVD32	MRa,mem32	1
Store/Load MSTF	MMOV32	MSTF,mem32	1
Compare, Min, Max	MCMPF32	MRa,MRb	1
Absolute, Negative Value	MABSF32	MRa,MRb	1
Unsigned Integer to Float	MUI16TOF32	MRa,mem16	1
Integer to Float	MI32TOF32	MRa,mem32	1
Float to Integer & Round	MF32TOI16R	MRa,MRb	1
Float to Integer	MF32TOI32	MRa,MRb	1
Multiply, Add, Subtract	MMPYF32	MRa,MRb,MRc	1
1/X (16-bit Accurate)	MEINVF32	MRa,MRb	1
1/Sqrt(x) (16-bit Accurate)	MEISQRTF32	MRa,MRb	1
Integer Load/Store	MMOV16	MRa,mem16	1
Load/Store Auxiliary Register	MMOV16	MAR,mem16	1
Branch/Call/Return Conditional Delayed	MBCNDD	16bitdest {,CNDF}	1-7
Integer Bitwise AND, OR, XOR	MAND32	MRa,MRb,MRc	1
Integer Add and Subtract	MSUB32	MRa,MRb,MRc	1
Integer Shifts	MLSR32	MRa,#SHIFT	1
Write Protection Enable/Disable	MEALLOW		1
Halt Code or End Task	MSTOP		1
No Operation	MNOP		1



CLA Addressing Modes



CLA Code Example





CLA Code Debugging



Lab 9: CLA Floating-Point FIR Filter

> Objective

The objective of this lab is to become familiar with operation of the CLA. In the previous lab, the CPU was used to filter the ePWM1A generated 2 kHz, 25% duty cycle symmetric PWM waveform. In this lab, the PWM waveform will be filtered using the CLA. The CLA will directly read the ADC result register and a task will run a low-pass FIR filter on the sampled waveform. The filtered result will be stored in a circular memory buffer. Note that the CLA is operating concurrently with the CPU. As an operational test, the filtered and unfiltered waveforms will be displayed using the graphing feature of Code Composer Studio.



> Procedure

Project File

1. A project named Lab9.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab9. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
EPwm_7_8_9_10_12.c
Adc.c
Cla 9.c
                                   Filter.c
ClaTasks.asm
                                   Gpio.c
                                   Lab_9.cmd
CodeStartBranch.asm
DefaultIsr_9_10.c
                                   Main_9.c
DelayUs.asm
                                   PieCtrl_5_6_7_8_9_10.c
DSP2803x_GlobalVariableDefs.c
                                   PieVect 5 6 7 8 9 10.c
DSP2803x_Headers_nonBIOS.cmd
                                   SysCtrl.c
ECap_7_8_9_10_12.c
                                   Watchdog.c
```

Enabling CLA Support in CCS

2. Open the Build Options and select the Compiler tab. In the Basic Category set the Specify CLA Support to cla0 (From Device Type 0). This is needed to assemble CLA code. Then select OK to save the Build Options.

Inspect Lab_9.cmd

3. Open and inspect Lab_9.cmd. Notice that a section called "ClalProg" is being linked to L3DPSARAM. This section links the CLA program tasks (assembly code) to the CPU memory space. This memory space will be remapped to the CLA memory space during initialization. Also, notice the two message RAM sections used to pass data between the CPU and CLA.

Setup CLA Initialization

During the CLA initialization, the CPU memory block L3DPSARAM needs to be configured as CLA program memory. This memory space contains the CLA Task routines, which are coded in assembly. The CLA Task 1 has been configured to run an FIR filter. The CLA needs to be configured to start Task 1 on the ADCINT1 interrupt trigger. The next section will setup the PIE interrupt for the CLA.

- 4. Open ClaTasks.asm and notice that the .cdecls directive is being used to include the C header file in the CLA assembly file. Therefore, we can use the Peripheral Register Header File references in the CLA assembly code. Next, notice Task 1 has been configured to run an FIR filter. Within this code special instructions have been used to convert the ADC result integer (i.e. the filter input) to floating-point and the floating-point filter output back to integer.
- 5. Edit Cla_9.c to implement the CLA operation as described in the objective for this lab exercise. Configure the L3DPSARM memory block to be mapped to CLA program memory space. Set Task 1 peripheral interrupt source to ADCINT1 and set the other Task peripheral interrupt source inputs to no source. Enable CLA Task 1 interrupt.
- 6. Open Main_9.c and add a line of code in main() to call the InitCla() function. There are no passed parameters or return values. You just type

```
InitCla();
```

at the desired spot in main().

Setup PIE Interrupt for CLA

Recall that ePWM2 is triggering the ADC at a 50 kHz rate. In the previous lab exercise, the ADC generated an interrupt to the CPU, and the CPU implemented the FIR filter in the ADC ISR. For this lab exercise, the ADC is instead triggering the CLA, and the CLA will directly read the ADC result register and run a task implementing an FIR filter. The CLA will generate an interrupt to the CPU, which will store the filtered results to a circular buffer implemented in the CLA ISR.

- 7. Edit Adc.c to *comment out* the code used to enable ADCINT1 interrupt in PIE group 1. This is no longer being used. The CLA interrupt will be used instead.
- 8. Using the "PIE Interrupt Assignment Table" find the location for the CLA Task 1 interrupt "CLA1_INT1" and fill in the following information:

PIE group #:_____ # within group:_____

This information will be used in the next step.

- 9. Modify the end of Cla_9.c to do the following:
 - Enable the "CLA1_INT1" interrupt in the PIE (Hint: use the PieCtrlRegs structure)
 - Enable the appropriate core interrupt in the IER register
- 10. Open and inspect DefaultIsr_9_10.c. Notice that this file contains the CLA interrupt service routine. Save and close all modified files.

Build and Load

11. Click the "Build" button to build and load the project.

Run the Code – Test the CLA Operation

Note: For the next step, check to be sure that the jumper wire connecting PWM1A (pin # GPIO-00) to ADCINA0 (pin # ADC-A0) is in place on the Docking Station.

- 12. Run the code in real-time mode using the GEL function: GEL → Realtime Emulation Control → Run_Realtime_with_Reset, and watch the memory window update. Verify that the ADC result buffer contains updated values.
- 13. Setup a dual-time graph of the filtered and unfiltered ADC results buffer. Click: View → Graph → Time/Frequency... and set the following values:

Display Type	Dual Time
Start Address – upper display	AdcBufFiltered
Start Address – lower display	AdcBuf
Acquisition Buffer Size	50
Display Data Size	50
DSP Data Type	16-bit unsigned integer
Sampling Rate (Hz)	50000
Time Display Unit	

- 14. The graphical display should show the filtered PWM waveform in the upper display and the unfiltered waveform in the lower display. You should see that the results match the previous lab exercise.
- 15. Fully halt the CPU (real-time mode) by using the GEL function: GEL \rightarrow Realtime Emulation Control \rightarrow Full_Halt.

End of Exercise

Introduction

This module discusses various aspects of system design. Details of the emulation and analysis block along with JTAG will be explored. Flash memory programming and the Code Security Module will be described.

Learning Objectives



Module Topics

System Design	10-1
Module Topics	
Emulation and Analysis Block	10-3
Flash Configuration and Memory Performance	10-6
Flash Programming	10-9
Code Security Module (CSM)	10-11
Lab 10: Programming the Flash	10-14

Emulation and Analysis Block





On-Chip Emulation Analysis Block: Capabilities

Two hardware analysis units can be configured to provide any one of the following advanced debug features:

Analysis Configuration		Debug Activity
2 Hardware Breakpoints	\Rightarrow	Halt on a specified instruction (for debugging in Flash)
2 Address Watchpoints	⇒	A memory location is getting corrupted; halt the processor when any value is written to this location
1 Address Watchpoint with Data	\Rightarrow	Halt program execution after a specific value is written to a variable
1 Pair Chained Breakpoints	\Rightarrow	Halt on a specified instruction only after some other specific routine has executed







Flash Configuration and Memory Performance





Code Execution Performance
 Assume 60 MHz SYSCLKOUT, 16-bit instructions (80% of instructions are 16 bits wide – Rest are 32 bits)
Internal RAM: 60 MIPS Fetch up to 32-bits every cycle → 1 instruction/cycle * 60 MHz = 60 MIPS
Flash (w/ pipelining): 60 MIPS RANDWAIT = 2 Fetch 64 bits every 3 cycles, but it will take 4 cycles to execute them →
4 instructions/4 cycles * 60 MHz = 60 MIPS RPT will increase this; PC discontinuity will degrade this Benchmarking in control applications has shown actual performance of about 54 MIPS

Data /	Access	Performance
--------	--------	-------------

Assume 60 MHz SYSCLKOUT

Memory	16-bit access (words/cycle)	32-bit access (words/cycle)	Notes
Internal RAM	1	1	
Flash	0.33	0.33	RANDWAIT = 2 Flash is read only!

- Internal RAM has best data performance put time critical data here
- Flash performance usually sufficient for most constants and tables
- Note that the flash instruction fetch pipeline will also stall during a flash data access

Address	Name	Description
0x00 0A80	FOPT	Flash option register
0x00 0A82	FPWR	Flash power modes registers
0x00 0A83	FSTATUS	Flash status register
0x00 0A84	FSTDBYWAIT	Flash sleep to standby wait register
0x00 0A85	FACTIVEWAIT	Flash standby to active wait register
0x00 0A86	FBANKWAIT	Flash read access wait state register
0x00 0A87	FOTPWAIT	OTP read access wait state register
FPWR: Sa mode; Fla access is	FOTPWAIT we power by pr ash will automa made	OTP read access wait state register utting Flash/OTP to 'Sleep' or 'Stand tically enter active mode if a Flash/
FPWR: Sa mode; Fla access is FSTATUS	FOTPWAIT ave power by pu ash will automa made : Various statu	OTP read access wait state register utting Flash/OTP to 'Sleep' or 'Stand tically enter active mode if a Flash/ s bits (e.g. PWR mode)
Flash Programming

Flash Programming Basics

- The DSP CPU itself performs the flash programming
- The CPU executes Flash utility code from RAM that reads the Flash data and writes it into the Flash
- We need to get the Flash utility code and the Flash data into RAM





Flash Programming Utilities

- JTAG Emulator Based
 - Code Composer Studio Plug-in
 - BlackHawk Flash utilities (requires Blackhawk emulator)
 - Elprotronic FlashPro2000
 - Spectrum Digital SDFlash JTAG (requires SD emulator)
 - Signum System Flash utilities (requires Signum emulator)
- SCI Serial Port Bootloader Based
 - Code-Skin (http://www.code-skin.com)
 - Elprotronic FlashPro2000
- Production Test/Programming Equipment Based
 - BP Micro programmer
 - Data I/O programmer
 - Build your own custom utility
 - Can use any of the ROM bootloader methods
 - Can embed flash programming into your application
 - Flash API algorithms provided by TI

* TI web has links to all utilities (http://www.ti.com/c2000)

Clock Configuration Erase Sector Selection OSCLK (Mhz): 10 DIVSEL: /2 PLLCR Value: 12 SYSCLKOUT (MHz): 60.0000 SYSCLKOUT (MHz): 60.0000 Code Security Password Øsector E: Code Security Password Øperation Key 7 (0xAE7): FFFF Key 6 (0xAE5): FFFF Key 3 (0xAE4): FFFF Key 1 (0xAE4): FFFF Key 2 (0xAE2): FFFF Key 1 (0xAE1): FFFF Key 0 (0xAE0): FFFF Verity Only Flash Page Wait State: OTP Wait State: OTP Wait State: OTP Wait State: C Lock	FFF) Image: Sector F: (3EC000-3EDFFF) FFF) Image: Sector G: (3EA000-3E0FFF) FFF) Image: Sector F: (3DA000-3D8FFF) FFF) Image: Sector J: (3DA000-3D8FFF) ebug\Example.out Browse Image: Depletion Recovery Frequency Test Register: GPAMux1 Pin: GP100 te: 15 IS Calculate Checksums IS IS Isoh+0TP: Help
--	--

Code Security Module (CSM)





CSM Registers		
•		
Key Registers – accessible by user; EALLOW protected		
Address Name Description		
0x00 0AE0 KEY0 Low word of 128-bit Key register		
0x00 0AE1 KEY1 2 nd word of 128-bit Key register		
0x00 0AE2 KEY2 3 rd word of 128-bit Key register		
0x00 0AE3 KEY3 4 th word of 128-bit Key register		
0x00 0AE4 KEY4 5 th word of 128-bit Key register		
0x00 0AE5 KEY5 6 th word of 128-bit Key register		
0x00 0AE6 KEY6 7 th word of 128-bit Key register		
0x00 0AE7 KEY7 High word of 128-bit Key register		
0x00 0AEF CSMSCR CSM status and control register		
PWL in memory – reserved for passwords only		
Address Name Description		
0x3F 7FF8 PWL0 Low word of 128-bit password		
0x3F 7FF9 PWL1 2 nd word of 128-bit password		
0x3F 7FFA PWL2 3 rd word of 128-bit password		
0x3F 7FFB PWL3 4 th word of 128-bit password		
0x3F 7FFC PWL4 5 th word of 128-bit password		
0x3F 7FFD PWL5 6 th word of 128-bit password		
0x3F 7FFE PWL6 7 th word of 128-bit password		
0x3F 7FFF PWL7 High word of 128-bit password		







Lab 10: Programming the Flash

> Objective

The objective of this lab is to program and execute code from the on-chip flash memory. The TMS320F28035 device has been designed for standalone operation in an embedded system. Using the on-chip flash eliminates the need for external non-volatile memory or a host processor from which to bootload. In this lab, the steps required to properly configure the software for execution from internal flash memory will be covered.



> Procedure

Project File

A project named Lab10.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab10. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
Adc.c
Cla_10_12.c
ClaTasks.asm
CodeStartBranch.asm
DefaultIsr_9_10.c
DelayUs.asm
DSP2803x_GlobalVariableDefs.c
DSP2803x_Headers_nonBIOS.cmd
ECap_7_8_9_10_12.c
EPwm_7_8_9_10_12.c
```

```
Filter.c

Flash.c

Gpio.c

Lab_10.cmd

Main_10.c

Passwords.asm

PieCtrl_5_6_7_8_9_10.c

PieVect_5_6_7_8_9_10.c

SysCtrl.c

Watchdog.c
```

Link Initialized Sections to Flash

Initialized sections, such as code and constants, must contain valid values at device power-up. Stand-alone operation of an F28035 embedded system means that no emulator is available to initialize the device RAM. Therefore, all initialized sections must be linked to the on-chip flash memory.

Each initialized section actually has two addresses associated with it. First, it has a LOAD address which is the address to which it gets loaded at load time (or at flash programming time). Second, it has a RUN address which is the address from which the section is accessed at runtime. The linker assigns both addresses to the section. Most initialized sections can have the same LOAD and RUN address in the flash. However, some initialized sections need to be loaded to flash, but then run from RAM. This is required, for example, if the contents of the section needs to be modified at runtime by the code.

- 2. Open and inspect the linker command file Lab_10.cmd. Notice that a memory block named FLASH_ABCDEFGH has been been created at origin = 0x3E8000, length = 0x00FF80 on Page 0. This flash memory block length has been selected to avoid conflicts with other required flash memory spaces. See the reference slide at the end of this lab exercise for further details showing the address origins and lengths of the various memory blocks used.
- 3. Edit Lab_10.cmd to link the following compiler sections to on-chip flash memory block FLASH_ABCDEFGH:

Compiler Sections
.text
.cinit
.const
.econst
.pinit
.switch

4. In Lab_10.cmd notice that the section named "IQmath" is an initialized section that needs to load to and run from flash. Previously the "IQmath" section was linked to LOSARAM. Edit Lab_10.cmd so that this section is now linked to FLASH_ABCDEFGH. Save your work and close the file.

Copying Interrupt Vectors from Flash to RAM

The interrupt vectors must be located in on-chip flash memory and at power-up needs to be copied to the PIE RAM as part of the device initialization procedure. The code that performs this copy is located in InitPieCtrl(). The C-compiler runtime support library contains a memory copy function called *memcpy()* which will be used to perform the copy.

5. Open and inspect InitPieCtrl() in PieCtrl_5_6_7_8_9_10.c. Notice the memcpy() function used to initialize (copy) the PIE vectors. At the end of the file a structure is used to enable the PIE.

Initializing the Flash Control Registers

The initialization code for the flash control registers cannot execute from the flash memory (since it is changing the flash configuration!). Therefore, the initialization function for the flash control registers must be copied from flash (load address) to RAM (run address) at runtime. The memory copy function *memcpy()* will again be used to perform the copy. The initialization code for the flash control registers InitFlash() is located in the Flash.c file.

- 6. Add Flash.c to the project.
- 7. Open and inspect Flash.c. The C compiler CODE_SECTION pragma is used to place the InitFlash() function into a linkable section named "secureRamFuncs".
- 8. The "secureRamFuncs" section will be linked using the user linker command file Lab_10.cmd. Open and inspect Lab_10.cmd. The "secureRamFuncs" will load to flash (load address) but will run from LOSARAM (run address). Also notice that the linker has been asked to generate symbols for the load start, load size, and run start addresses.

While not a requirement from a MCU hardware or development tools perspective (since the C28x MCU has a unified memory architecture), historical convention is to link code to program memory space and data to data memory space. Therefore, notice that for the LOSARAM memory we are linking "secureRamFuncs" to, we are specifiying "PAGE = 0" (which is program memory).

- 9. Open and inspect Main_10.c. Notice that the memory copy function memcpy() is being used to copy the section "secureRamFuncs", which contains the initialization function for the flash control registers.
- 10. Add a line of code in main() to call the InitFlash() function. There are no passed parameters or return values. You just type

InitFlash();

at the desired spot in main().

Code Security Module and Passwords

The CSM module provides protection against unwanted copying (i.e. pirating!) of your code from flash, OTP memory, and the L0, L1, L2 and L3 RAM blocks. The CSM uses a 128-bit password made up of 8 individual 16-bit words. They are located in flash at addresses 0x3F7FF8 to 0x3F7FFF. During this lab, dummy passwords of 0xFFFF will be used – therefore only dummy reads of the password locations are needed to unsecure the CSM. <u>DO NOT PROGRAM ANY</u> <u>REAL PASSWORDS INTO THE DEVICE</u>. After development, real passwords are typically

placed in the password locations to protect your code. We will not be using real passwords in the workshop.

The CSM module also requires programming values of 0x0000 into flash addresses 0x3F7F80 through 0x3F7FF5 in order to properly secure the CSM. Both tasks will be accomplished using a simple assembly language file Passwords.asm.

- 11. Add Passwords.asm to the project.
- 12. Open and inspect Passwords.asm. This file specifies the desired password values (DO NOT CHANGE THE VALUES FROM 0xFFFF) and places them in an initialized section named "passwords". It also creates an initialized section named "csm_rsvd" which contains all 0x0000 values for locations 0x3F7F80 to 0x3F7FF5 (length of 0x76).
- 13. Open Lab_10.cmd and notice that the initialized sections for "passwords" and "csm_rsvd" are linked to memories named PASSWORDS and CSM_RSVD, respectively.

Executing from Flash after Reset

The F28035 device contains a ROM bootloader that will transfer code execution to the flash after reset. When the boot mode selection is set for "Jump to Flash" mode, the bootloader will branch to the instruction located at address 0x3F7FF6 in the flash. An instruction that branches to the beginning of your program needs to be placed at this address. Note that the CSM passwords begin at address 0x3F7FF8. There are exactly two words available to hold this branch instruction, and not coincidentally, a long branch instruction "LB" in assembly code occupies exactly two words. Generally, the branch instruction will branch to the start of the C-environment initialization routine located in the C-compiler runtime support library. The entry symbol for this routine is $_c_int00$. Recall that C code cannot be executed until this setup routine is run. Therefore, assembly code must be used for the branch. We are using the assembly code file named CodeStartBranch.asm.

- 14. Open and inspect CodeStartBranch.asm. This file creates an initialized section named "codestart" that contains a long branch to the C-environment setup routine. This section needs to be linked to a block of memory named BEGIN_FLASH.
- 15. In the earlier lab exercises, the section "codestart" was directed to the memory named BEGIN_MO. Edit Lab_10.cmd so that the section "codestart" will be directed to BEGIN_FLASH. Save your work and close the opened files.

On power up the reset vector will be fetched and the ROM bootloader will begin execution. If the emulator is connected, the device will be in emulator boot mode and will use the EMU_KEY and EMU_BMODE values in the PIE RAM to determine the bootmode. This mode was utilized in an earlier lab. In this lab, we will be disconnecting the emulator and running in stand-alone boot mode (but do not disconnect the emulator yet!). The bootloader will read the OTP_KEY and OTP_BMODE values from their locations in the OTP. The behavior when these values have not been programmed (i.e., both 0xFFFF) or have been set to invalid values is boot to flash bootmode.

Initializing the CLA

Previously, the named section "ClalProg" containing the CLA program tasks was linked directly to the CPU memory block L3DPSARAM for both load and run purposes. At runtime, all the code did was map the L3DPSARAM block to the CLA program memory space during CLA initialization. For an embedded application, the CLA program tasks are linked to load to flash and run from RAM. At runtime, the CLA program tasks must be copied from flash to L3DPSARAM. The memory copy function *memcpy()* will once again be used to perform the copy. After the copy is performed, the L3DPSARAM block will then be mapped to CLA program memory space as was done in the earlier lab.

- 16. Open and inspect Lab_10.cmd. Notice that the named section "ClalProg" will now load to flash (load address) but will run from L3DPSARAM (run address). The linker will also be used to generate symbols for the load start, load size, and run start addresses.
- 17. Open Cla_10_12.c and notice that the memory copy function memcpy() is being used to copy the CLA program code from flash to L3DPSARAM using the symbols generated by the linker. Just after the copy the ClalRegs structure is used to configure the L3DPSARAM block as CLA program memory space. Close the inspected files.

Build – Lab.out

18. At this point we need to build the project, but not have CCS automatically load it since CCS cannot load code into the flash (the flash must be programmed)! On the menu bar click: Option → Customize... and select the "Program/Project CIO" tab. <u>Uncheck</u> "Load Program After Build".

CCS has a feature that automatically steps over functions without debug information. This can be useful for accelerating the debug process provided that you are not interested in debugging the function that is being stepped-over. While single-stepping in this lab exercise we do not want to step-over any functions. Therefore, select the "Debug Properties" tab. <u>Uncheck</u> "Step over functions without debug information when source stepping", then click OK.

19. Click the "Build" button to generate the Lab.out file to be used with the CCS Flash Plug-in.

CCS Flash Plug-in

20. Open the Flash Plug-in tool by clicking:

Tools \rightarrow F28xx On-Chip Flash Programmer

21. A Clock Configuration window *may* open. If needed, in the Clock Configuration window set "OSCCLK (MHz):" to 10, "DIVSEL:" to /2, and "PLLCR Value:" to 12. Then click OK. In the next Flash Programmer Settings window confirm that the selected DSP device to program is F28035 and all options have been checked. Click OK.

- 22. The CCS Flash Programmer uses the Piccolo[™] 10 MHz internal oscillator as the device clock during programming. Confirm the "Clock Configuration" in the upper left corner has the OSCCLK set to 10 MHz, the DIVSEL set to /2, and the PLLCR value set to 12. Recall that the PLL is divided by two, which gives a SYSCLKOUT of 60 MHz.
- 23. Confirm that all boxes are checked in the "Erase Sector Selection" area of the plug-in window. We want to erase all the flash sectors.
- 24. We will not be using the plug-in to program the "Code Security Password". *Do not modify the Code Security Password fields.* They should remain as all 0xFFFF.
- 25. In the "Operation" block, notice that the "COFF file to Program/Verify" field automatically defaults to the current .out file. Check to be sure that "Erase, Program, Verify" is selected. We will be using the default wait states, as shown on the slide in this module. The selection for wait-states only affects the verify step, and makes little noticeable difference even if you reduce the wait-states.
- 26. Click "Execute Operation" to program the flash memory. Watch the programming status update in the plug-in window.
- 27. After successfully programming the flash memory, close the programmer window.

Running the Code – Using CCS

28. In order to effectively debug with CCS, we need to load the symbolic debug information (e.g., symbol and label addresses, source file links, etc.) so that CCS knows where everything is in your code. Click:

File \rightarrow Load Symbols \rightarrow Load Symbols Only...

and select Lab10.out in the Debug folder.

- 29. Reset the CPU. The program counter should now be at 0x3FF8A1, which is the start of the bootloader in the Boot ROM.
- 30. Under GEL on the menu bar click: EMU Boot Mode Select → EMU_BOOT_FLASH. This has the debugger load values into EMU_KEY and EMU_BMODE so that the bootloader will jump to "FLASH" at 0x3F7FF6.
- 31. Single-Step <F11> through the bootloader code until you arrive at the beginning of the codestart section in the CodeStartBranch.asm file. (Be patient, it will take about 125 single-steps). Notice that we have placed some code in CodeStartBranch.asm to give an option to first disable the watchdog, if selected.
- 32. Step a few more times until you reach the start of the C-compiler initialization routine at the symbol _c_int00.
- 33. Now do Debug → Go Main. The code should stop at the beginning of your main() routine. If you got to that point succesfully, it confirms that the flash has been

programmed properly, that the bootloader is properly configured for jump to flash mode, and that the codestart section has been linked to the proper address.

- 34. You can now RUN the CPU, and you should observe the LED on the ControlCARD blinking. Try resetting the CPU, select the EMU_BOOT_FLASH boot mode, and then hitting RUN (without doing all the stepping and the Go Main procedure). The LED should be blinking again.
- 35. HALT the CPU.

Running the Code – Stand-alone Operation (No Emulator)

- 36. Close Code Composer Studio.
- 37. Disconnect the USB cable (emulator) from the Docking Station (i.e. remove power from the ControlCARD).
- 38. Re-connect the USB cable to the Docking Station to power the ControlCARD. The LED should be blinking, showing that the code is now running from flash memory.

End of Exercise



Lab 10 Reference: Programming the Flash



Introduction

The TMS320C28x contains features that allow several methods of communication and data exchange between the C28x and other devices. Many of the most commonly used communications techniques are presented in this module.

The intent of this module is not to give exhaustive design details of the communication peripherals, but rather to provide an overview of the features and capabilities. Once these features and capabilities are understood, additional information can be obtained from various resources such as documentation, as needed. This module will cover the basic operation of the communication peripherals, as well as some basic terms and how they work.

Learning Objectives



and 1 eCAN module (A) are available on the F2803x devices

Module Topics

Communications11-1		
Module Topics		
Communications Techniques		
Serial Peripheral Interface (SPI)		
SPI Registers		
SPI Summary	11-8	
Serial Communications Interface (SCI)		
Multiprocessor Wake-Up Modes		
SCI Registers		
SCI Summary	11-15	
Local Interconnect Network (LIN)		
LIN Message Frame and Data Timing		
LIN Summary		
Inter-Integrated Circuit (I2C)		
I2C Operating Modes and Data Formats		
I2C Summary		
Enhanced Controller Area Network (eCAN)	11-22	
CAN Bus and Node	11-23	
Principles of Operation	11 24	
Massage Format and Block Diagram		
Message Politiat and Diock Diagraill.	11.26	
eCAN Summary		

Communications Techniques

Several methods of implementing a TMS320C28x communications system are possible. The method selected for a particular design should reflect the method that meets the required data rate at the lowest cost. Various categories of interface are available and are summarized in the learning objective slide. Each will be described in this module.



Serial ports provide a simple, hardware-efficient means of high-level communication between devices. Like the GPIO pins, they may be used in stand-alone or multiprocessing systems.

In a multiprocessing system, they are an excellent choice when both devices have an available serial port and the data rate requirement is relatively low. Serial interface is even more desirable when the devices are physically distant from each other because the inherently low number of wires provides a simpler interconnection.

Serial ports require separate lines to implement, and they do not interfere in any way with the data and address lines of the processor. The only overhead they require is to read/write new words from/to the ports as each word is received/transmitted. This process can be performed as a short interrupt service routine under hardware control, requiring only a few cycles to maintain.

The C28x family of devices have both synchronous and asynchronous serial ports. Detailed features and operation will be described next.

Serial Peripheral Interface (SPI)

The SPI module is a synchronous serial I/O port that shifts a serial bit stream of variable length and data rate between the C28x and other peripheral devices. During data transfers, one SPI device must be configured as the transfer MASTER, and all other devices configured as SLAVES. The master drives the transfer clock signal for all SLAVES on the bus. SPI communications can be implemented in any of three different modes:

- MASTER sends data, SLAVES send dummy data
- MASTER sends data, one SLAVE sends data
- MASTER sends dummy data, one SLAVE sends data

In its simplest form, the SPI can be thought of as a programmable shift register. Data is shifted in and out of the SPI through the SPIDAT register. Data to be transmitted is written directly to the SPIDAT register, and received data is latched into the SPIBUF register for reading by the CPU. This allows for double-buffered receive operation, in that the CPU need not read the current received data from SPIBUF before a new receive operation can be started. However, the CPU must read SPIBUF before the new operation is complete of a receiver overrun error will occur. In addition, double-buffered transmit is not supported: the current transmission must be complete before the next data character is written to SPIDAT or the current transmission will be corrupted.

The Master can initiate a data transfer at any time because it controls the SPICLK signal. The software, however, determines how the Master detects when the Slave is ready to broadcast.





SPI Transmit / Receive Sequence

- 1. Slave writes data to be sent to its shift register (SPIDAT)
- 2. Master writes data to be sent to its shift register (SPIDAT or SPITXBUF)
- 3. Completing Step 2 automatically starts SPICLK signal of the Master
- 4. MSB of the Master's shift register (SPIDAT) is shifted out, and LSB of the Slave's shift register (SPIDAT) is loaded
- 5. Step 4 is repeated until specified number of bits are transmitted
- 6. SPIDAT register is copied to SPIRXBUF register
- 7. SPI INT Flag bit is set to 1
- 8. An interrupt is asserted if SPI INT ENA bit is set to 1
- 9. If data is in SPITXBUF (either Slave or Master), it is loaded into SPIDAT and transmission starts again as soon as the Master's SPIDAT is loaded

Since data is shifted out of the SPIDAT register MSB first, transmission characters of less than 16 bits must be left-justified by the CPU software prior to be written to SPIDAT.

Received data is shifted into SPIDAT from the left, MSB first. However, the entire sixteen bits of SPIDAT is copied into SPIBUF after the character transmission is complete such that received characters of less than 16 bits will be right-justified in SPIBUF. The non-utilized higher significance bits must be masked-off by the CPU software when it interprets the character. For example, a 9 bit character transmission would require masking-off the 7 MSB's.



SPI Registers



<u>Baud Rate Determination</u>: The Master specifies the communication baud rate using its baud rate register (SPIBRR.6-0):

• For SPIBRR = 3 to 127: SPI Baud Rate =
$$\frac{LSPCLK}{(SPIBRR+1)}$$
 bits/sec

• For SPIBRR = 0, 1, or 2: SPI Baud Rate =
$$\frac{LSPCLK}{4}$$
 bits/sec

From the above equations, one can compute

Maximum data rate = 25 Mbps @ 100 MHz

<u>Character Length Determination</u>: The Master and Slave must be configured for the same transmission character length. This is done with bits 0, 1, 2 and 3 of the configuration control register (SPICCR.3-0). These four bits produce a binary number, from which the character length is computed as binary + 1 (e.g. SPICCR.3-0 = 0010 gives a character length of 3).



SPI Summary



- Synchronous serial communications
 - Two wire transmit or receive (half duplex)
 - Three wire transmit and receive (full duplex)
- Software configurable as master or slave
 C28x provides clock signal in master mode
- Data length programmable from 1-16 bits
- 125 different programmable baud rates

Serial Communications Interface (SCI)

The SCI module is a serial I/O port that permits Asynchronous communication between the C28x and other peripheral devices. The SCI transmit and receive registers are both double-buffered to prevent data collisions and allow for efficient CPU usage. In addition, the C28x SCI is a full duplex interface which provides for simultaneous data transmit and receive. Parity checking and data formatting is also designed to be done by the port hardware, further reducing software overhead.





The basic unit of data is called a **character** and is 1 to 8 bits in length. Each character of data is formatted with a start bit, 1 or 2 stop bits, an optional parity bit, and an optional address/data bit. A character of data along with its formatting bits is called a **frame**. Frames are organized into groups called blocks. If more than two serial ports exist on the SCI bus, a block of data will usually begin with an address frame which specifies the destination port of the data as determined by the user's protocol.

The start bit is a low bit at the beginning of each frame which marks the beginning of a frame. The SCI uses a NRZ (Non-Return-to-Zero) format which means that in an inactive state the SCIRX and SCITX lines will be held high. Peripherals are expected to pull the SCIRX and SCITX lines to a high level when they are not receiving or transmitting on their respective lines.

When configuring the SCICCR, the SCI port should first be held in an inactive state. This is done using the SW RESET bit of the SCI Control Register 1 (SCICTL1.5). Writing a 0 to this bit initializes and holds the SCI state machines and operating flags at their reset condition. The SCICCR can then be configured. Afterwards, re-enable the SCI port by writing a 1 to the SW RESET bit. At system reset, the SW RESET bit equals 0.



Multiprocessor Wake-Up Modes







The SCI interrupt logic generates interrupt flags when it receives or transmits a complete character as determined by the SCI character length. This provides a convenient and efficient way of timing and controlling the operation of the SCI transmitter and receiver. The interrupt flag for the transmitter is TXRDY (SCICTL2.7), and for the receiver RXRDY (SCIRXST.6). TXRDY is set when a character is transferred to TXSHF and SCITXBUF is ready to receive the next character. In addition, when both the SCIBUF and TXSHF registers are empty, the TX EMPTY flag (SCICTL2.6) is set. When a new character has been received and shifted into SCIRXBUF, the RXRDY flag is set. In addition, the BRKDT flag is set if a break condition occurs. A break condition is where the SCIRXD line remains continuously low for at least ten bits, beginning after a missing stop bit. Each of the above flags can be polled by the CPU to control SCI operations, or interrupts associated with the flags can be enabled by setting the RX/BK INT ENA (SCICTL2.1) and/or the TX INT ENA (SCICTL2.0) bits active high.

Additional flag and interrupt capability exists for other receiver errors. The RX ERROR flag is the logical OR of the break detect (BRKDT), framing error (FE), receiver overrun (OE), and parity error (PE) bits. RX ERROR high indicates that at least one of these four errors has occurred during transmission. This will also send an interrupt request to the CPU if the RX ERR INT ENA (SCICTL1.6) bit is set.

SCI Registers



<u>Baud Rate Determination:</u> The values in the baud-select registers (SCIHBAUD and SCILBAUD) concatenate to form a 16 bit number that specifies the baud rate for the SCI.

• For BRR = 1 to 65535: SCI Baud Rate =
$$\frac{LSPCLK}{(BRR+1)\times 8}$$
 bits/sec

• For BRR = 0: SCI Baud Rate =
$$\frac{LSPCLK}{16}$$
 bits/sec

Max data rate = 6.25 Mbps @ 100 MHz

Note that the CLKOUT for the SCI module is one-half the CPU clock rate.

Select SCI Registers Control 1 ScixRegs.SCICTL1 Reset, Transmitter / Receiver Enable TX Wake-up, Sleep, RX Error Interrupt Enable Control 2 ScixRegs.SPICTL2 • TX Buffer Full / Empty Flag, TX Ready Interrupt Enable RX Break Interrupt Enable Receiver Status scixRegs.SCIRXST Error Flag, Ready, Flag Break-Detect Flag, Framing Error Detect Flag, Parity Error Flag, RX Wake-up Detect Flag FIFO Transmit ScixRegs.SCIFFTX FIFO Receive ScizRegs.SCIFFRX • FIFO Enable, FIFO Reset FIFO Over-flow flag, Over-flow Clear Number of Words in FIFO (FIFO Status) FIFO Interrupt Enable, Interrupt Status, Interrupt Clear FIFO Interrupt Level (Number of Words in FIFO) Note: refer to the reference guide for a complete listing of registers

SCI Summary

SCI Summary

- Asynchronous communications format
- ♦ 65,000+ different programmable baud rates
- Two wake-up multiprocessor modes
 - Idle-line wake-up & Address-bit wake-up
- Programmable data word format
 - 1 to 8 bit data word length
 - 1 or 2 stop bits
 - even/odd/no parity
- Error Detection Flags
 - Parity error; Framing error; Overrun error; Break detection
- Transmit FIFO and receive FIFO
- Individual interrupts for transmit and receive

٠

Local Interconnect Network (LIN)

Local Interconnect Network (LIN) Compliant to the LIN2.0 protocol Specification Package Module based on SCI (core) with added hardware features for LIN compatibility: • Error detector • Mask filter • Synchronizer • Multi-buffered receiver/transmitter Standard is based on SCI (UART) serial data link format Communication concept is single-master/multiple-slave with message identification for multi-cast transmission

• Module can be used in LIN mode or SCI (UART) mode

between any network nodes



LIN Message Frame and Data Timing





LIN Summary

LIN Summary

- Functionally compatible with standalone SCI of C28x devices
- Identification masks for filtering
- Automatic master header generation
- ♦ 2²⁸ programmable transmission rates
- Automatic wakeup support
- Error detection (bit, bus, no response, checksum, synchronization, parity)
- Multi-buffered receive/transmit units

Inter-Integrated Circuit (I2C)



- Philips I2C-bus specification compliant, version 2.1
- Data transfer rate from 10 kbps up to 400 kbps
- Each device can be considered as a Master or Slave
- Master initiates data transfer and generates clock signal
- Device addressed by Master is considered a Slave
- Multi-Master mode supported
- Standard Mode send exactly n data values (specified in register)
- Repeat Mode keep sending data values (use software to initiate a stop or new start condition)





I2C Operating Modes and Data Formats

I2C Operating Modes		
Operating Mode	Description	
Slave-receiver mode	Module is a slave and receives data from a master (all slaves begin in this mode)	
Slave-transmitter mode	Module is a slave and transmits data to a master (can only be entered from slave-receiver mode)	
Master-receiver mode	Module is a master and receives data from a slave (can only be entered from master-transmit mode)	
Master-transmitter mode	Module is a master and transmits to a slave (all masters begin in this mode)	





I2C Summary



Enhanced Controller Area Network (eCAN)



CAN does not use physical addresses to address stations. Each message is sent with an identifier that is recognized by the different nodes. The identifier has two functions – it is used for message filtering and for message priority. The identifier determines if a transmitted message will be received by CAN modules and determines the priority of the message when two or more nodes want to transmit at the same time.
CAN Bus and Node



The MCU communicates to the CAN Bus using a transceiver. The CAN bus is a twisted pair wire and the transmission rate depends on the bus length. If the bus is less than 40 meters the transmission rate is capable up to 1 Mbit/second.



Principles of Operation





Message Format and Block Diagram



The MCU CAN module is a full CAN Controller. It contains a message handler for transmission and reception management, and frame storage. The specification is CAN 2.0B Active – that is, the module can send and accept standard (11-bit identifier) and extended frames (29-bit identifier).



The CAN controller module contains 32 mailboxes for objects of 0 to 8-byte data lengths:

- configurable transmit/receive mailboxes
- configurable with standard or extended indentifier

The CAN module mailboxes are divided into several parts:

- MID contains the identifier of the mailbox
- MCF (Message Control Field) contains the length of the message (to transmit or receive) and the RTR bit (Remote Transmission Request used to send remote frames)
- MDL and MDH contains the data

The CAN module contains registers which are divided into five groups. These registers are located in data memory from 0x006000 to 0x0061FF. The five register groups are:

- Control & Status Registers
- Local Acceptance Masks
- Message Object Time Stamps
- Message Object Timeout
- Mailboxes

eCAN Summary

eCAN Summary

- Fully compliant with CAN standard v2.0B
- Supports data rates up to 1 Mbps
- Thirty-two mailboxes
 - Configurable as receive or transmit
 - Configurable with standard or extended identifier
 - Programmable receive mask
 - Uses 32-bit time stamp on messages
 - Programmable interrupt scheme (two levels)
 - Programmable alarm time-out
- Programmable wake-up on bus activity
- Self-test mode

Introduction

This module discusses the basic features of using DSP/BIOS in a system. Scheduling threads, periodic functions, and the use of real-time analysis tools will be demonstrated, in addition to programming the flash with DSP/BIOS.

Learning Objectives



Module Topics

DSP/BIOS	12-1
Module Topics	12-2
Introduction to DSP/BIOS	12-3
DSP/BIOS Configuration Tool	12-4
Scheduling DSP/BIOS threads	12-9
Periodic Functions	12-14
Real-Time Analysis Tools	12-15
Lab 12: DSP/BIOS	12-16

Introduction to DSP/BIOS



Why Use DSP/BIOS?			
*	 Helps Manage complex system resources no need to develop or maintain a "home-brew" kernel faster time to market 		
•	Efficient debugging of real-time applicationsReal-Time Analysis		
	Create robust applicationsindustry proven kernel technology		
•	 Reduce cost of software maintenance code reuse and standardized software 		
•	 Integrated with Code Composer Studio IDE requires no runtime license fees fully supported by TI 		
•	 Uses minimal Mips and Memory (2-8Kw) scalable – use only what is needed easily fits in limited memory space 		

DSP/BIOS Configuration Tool

The *DSP/BIOS Configuration Tool* (often called *Config Tool* or *GUI Tool* or *GUI*) creates and modifies a system file called the Text Configuration File (.tcf). If we talk about using .tcf files, we're also talking about using the *Config Tool*.



The GUI (graphical user interface) simplifies system design by:

- Automatically including the appropriate runtime support libraries
- Automatically handles interrupt vectors and system reset
- Handles system memory configuration (builds .cmd file)
- When a .tcf file is saved, the Config Tool generates 5 additional files:

Filename .tcf	Text Configuration File	
Filename cfg_c.c	C code created by Config Tool	
Filenamecfg.s28	ASM code created by Config Tool	
Filename cfg.cmd	Linker command file	
Filename cfg.h	header file for *cfg_c.c	
Filenamecfg.h28	header file for *cfg.s28	

When you add a .tcf file to your project, CCS automatically adds the C and assembly (.s28) files and the linker command file (.cmd) to the project under the *Generated Files* folder.

1. Creating a New Memory Region (Using MEM)

First, to create a specific memory area, open up the .tcf file, right-click on the Memory Section Manager and select "Insert MEM". Give this area a unique name and then specify its base and length. Once created, you can place sections into it (shown in the next step).

Memory	Section	Mar	nager (MEM)
Carlot Control Contro	s): 254	 ◆ Gii Y ◆ T a · ·	 Generates the main inker command file for our code project Create memories Place sections O create a new memory rea: Right-click on MEM and select <i>insert memory</i> Enter your choice of a name for the memory Right-click on the memory, and select <i>Properties</i> fill in base, length, space

2. Placing Sections – MEM Manager Properties

The configuration tool makes it easy to place sections. The predefined compiler sections that were described earlier each have their own drop-down menu to select one of the memory regions you defined (in step 1).

EM - Memory Section Manager General BIOS Data BIOS Code C Text Section (Text) Switch Jump Tables (switch): C Variables Section (Loss) C Variables Section (Loss) Data Initialization Section (cinit): C Function Initialization Table (print): Constant Sections (const. print): Data Section (cioi): Data Section (cioi):	Properties Image: Cancel Ompiler Sections Load Address Ins FLASH FLASH Image: Cancel Apply Help	 To in . . 	o place a section to a memory area: Right-click on MEM and select <i>Properties</i> Select the desired tab (e.g. Compiler) Select the memory you would like to link each section to
--	---	---	---

3. PIE Interrupts – HWI Interrupts

The configuration tools is also used to assign the interrupt vectors. The vectors are placed into a section named .hwi_vec. The memory manager (MEM) links this section to the proper location in memory.



4. Running the Linker

Creating the Linker Command File (via .tcf)

When you have finished creating memory regions and allocating sections into these memory areas (i.e. when you save the .tcf file), the CCS configuration tool creates five files. One of the files is BIOS's cfg.cmd file — a linker command file.



This file contains two main parts, MEMORY and SECTIONS. (Though, if you open and examine it, it's not quite as nicely laid out as shown above.)

Running the Linker

The linker's main purpose is to *link* together various object files. It combines like-named input sections from the various object files and places each new output section at specific locations in memory. In the process, it resolves (provides actual addresses for) all of the symbols described in your code. The linker can create two outputs, the executable (.out) file and a report which describes the results of linking (.map).

Note: The linker gets run automatically when you BUILD or REBUILD your project.

Scheduling DSP/BIOS threads



















Periodic Functions



Allows multiple periodic functions with different rates



Real-Time Analysis Tools





Lab 12: DSP/BIOS

> Objective

The objective of this lab is to become familiar with DSP/BIOS. In this lab exercise, we will make use of the DSP/BIOS configuration tool, implement a software interrupt (SWI) and periodic function (PRD), program the DSP/BIOS project into the flash, and explore the built-in real-time analysis tools. The DSP/BIOS configuration tool creates a text configuration file (*.tcf) and generates a linker command file (*cfg.cmd). This generated linker command file is functionally equivalent to the linker command file previously used. The memory area of the lab linker command file will be deleted; however, part of the sections area will be used to link sections that are not part of DSP/BIOS. In the lab files we will change the CLA HWI (CLA1_INT1_ISR) to a SWI and replace the LED blink routine with a periodic function. The steps required to properly configure the software for execution from internal flash memory will be covered. Features of the real-time analysis tools, such as the CPU Load Graph, Execution Graph, Message Log, and RTA Control Panel will be demonstrated.



> Procedure

Project File

A project named Lab12.pjt has been created for this lab. Open the project by clicking on Project → Open... and look in C:\C28x\Labs\Lab12. All Build Options have been configured the same as the previous lab. The files used in this lab are:

```
Adc.c
Cla_10_12.c
ClaTasks.asm
CodeStartBranch.asm
DefaultIsr_12.c
DelayUs.asm
DSP2803x_GlobalVariableDefs.c
DSP2803x_Headers_BIOS.cmd
ECap_7_8_9_10_12.c
EPwm_7_8_9_10_12.c
```

Filter.c Flash.c Gpio.c Lab_12.cmd Main_12.c Passwords.asm PieCtrl_12.c SysCtrl.c Watchdog.c

Edit Lab.h File

- 2. Edit Lab.h to uncomment the line that includes the labcfg.h header file. This is the DSP/BIOS generated include file, and is needed to allow code to access the DSP/BIOS functions and data structures. Next, comment out the line that includes the "DSP2803x_DefaultIsr.h" ISR function prototypes. DSP/BIOS will supply its own ISR function prototypes.
- 3. In our lab setup, we are running the ADC at a 50 kHz interrupt rate. Such a high frequency interrupt would typically be handled directly in the HWI, as SWIs and TSKs have some overhead associated with them and lauching them this frequently can cause very large processing loads on the CPU. DSP/BIOS is flexible in this way. You can have some interrupts processed directly in the HWI, and others delegated to SWIs or TSKs. For purposes of this lab however, we would like to illustrate how to code a SWI. Therefore, we will convert the ADC ISR into a SWI. To reduce the CPU load, we are going to reduce the frequency of the ADC sample rate by half to 25 kHz.

In Lab.h modify the constant definition for the ADC sample rate as follows:

#define ADC_SAMPLE_PERIOD 2399 // 25 KHz sampling

Save and close the file.

Remove "rts2800_ml.lib" and Inspect Lab_12.cmd

- 4. The DSP/BIOS configuration tool supplies its own RTS library. Open the Build Options and select the Linker tab. In the Libraries Category, find the Include Libraries (-1) box and delete: rts2800_ml.lib.
- 5. Select the Compiler tab. As the project is now configured, we would get a warning at build time stating that the typedef name has already been declared with the same type. This is because it has been defined twice; once in the header files and again in the include file generated by DSP/BIOS. To suppress the warning select Diagnostics Category and find the Suppress Diagnostic <n> (-pds): box. Type in code number 303. Select OK and the Build Options window will close.
- 6. We will be using the DSP/BIOS configuration tool to create a linker command file. Open and inspect Lab_12.cmd. Notice that the linker command file does not have a memory

area and includes only a limited sections area. These sections are not part of DSP/BIOS and need to be included in a "user" linker command file. Close the inspected file.

Using the DSP/BIOS Configuration Tool

7. The text configuration file (*.tcf) created by the DSP/BIOS configuration tool controls a wide range of CCS capabilities. The .tcf file will be used to automatically create and perform memory management. Create a new .tcf file for this lab. On the menu bar click:

```
File \rightarrow New \rightarrow DSP/BIOS Configuration...
```

A dialog box appears showing a number of available .tcf seed files. The seed files are used to configure many objects specific to the processor and will be invoked as the first item in your own .tcf file. On the C2xxx tab select the **ti.platforms.control28035** template and click OK. A configuration window will open.

8. Save the configuration file by selecting:

File \rightarrow Save As...

and name it Lab.tcf in C:\C28x\Labs\Lab12 then click Save. Close the configuration window and select YES to save changes to Lab.tcf.

9. Add the configuration file to the project. Click:

Project \rightarrow Add Files to Project...

Make sure you're looking in C:\C28x\Labs\Lab12. Change the "files of type" to view All Files (*.*) and select Lab.tcf. Click OPEN to add the file to the project.

- 10. In the project window left click the plus sign (+) to the left of DSP/BIOS Config. Notice that the Lab.tcf file is listed.
- 11. Next, add the generated linker command file Labcfg.cmd to the project. After the file has been added you will notice that it is listed under the source files.

Create New Memory Sections Using the TCF File

- 12. Open the Lab.tcf file by double clicking on Lab.tcf. In the configuration window, left click the plus sign next to System and the plus sign next to MEM. By default, the Memory Section Manager has combined the memory space L1, L2 and L3DPSARAM into a single memory block called DPSARAM. It has also combined M0 and M1SARAM into a single memory block called MSARAM.
- 13. Next, we will add some of the additional memory sections that will be needed for the lab exercises in this module. To add a memory section:

Right click on MEM – Memory Section Manager and select Insert MEM. Rename the newly added memory section to BEGIN_FLASH. Repeat the process and add the following memory sections: CLAMSGRAM1, CLAMSGRAM2, CSM_RSVD, IQTABLES, L3DPSARAM, and PASSWORDS. *Double check and see that all seven memory sections have been added*. 14. Modify the base addresses, length, and space of each of the memory sections to correspond to the memory mapping shown in the table below. To modify the length, base address, and space of a memory section, right click on the memory in the configuration tool, and select Properties.

Memory	Base	Length	Space
BEGIN_FLASH	0x3F 7FF6	0x0002	code
CLAMSGRAM1	0x00 1480	0x0080	data
CLAMSGRAM2	0x00 1500	0x0080	data
CSM_RSVD	0x3F 7F80	0x0076	code
IQTABLES	0x3F E000	0x0B50	code
L3DPSARAM	0x00 9000	0x1000	code
PASSWORDS	0x3F 7FF8	0x0008	code

15. Modify the base addresses, length, and space of each of the memory sections to avoid memory conflicts with the newly added memory sections as shown in the table below.

Memory	Base	Length	Space
BOOTROM	0x3F F27C	0x0D44	code
DPSARAM	0x00 8800	0x0800	data
FLASH	0x3E 8000	0xFF80	code

Link Uninitialized Sections to RAM

16. Right click on MEM – Memory Section Manager and select Properties. Select the Compiler Sections tab and link the following uninitialized sections into the MSARAM memory block via the pull-down boxes.

MSARAM
.bss
.ebss

Link Initialized Sections to Flash

All initialized sections must be linked to the on-chip flash memory. Each initialized section has two addresses associated with it. First, it has a LOAD address which is the address to which it gets loaded at load time (or at flash programming time). Second, it has a RUN address which is the address from which the section is accessed at runtime. The linker assigns both addresses to the section. Most initialized sections can have the same LOAD and RUN address in the flash. However, some initialized sections need to be loaded to flash, but then run from RAM. This is required, for example, if the contents of the section needs to be modified at runtime by the code.

17. This step assigns the RUN address of those sections that need to run from flash. Using the MEM – Memory Section Manager in the DSP/BIOS configuration tool link the following sections to on-chip flash memory via the pull-down boxes:

BIOS Data tab	BIOS Code tab	Compiler Sections tab
.gblinit	.bios	.text
	.sysinit	.switch
	.hwi	.cinit
	.rtdx_text	.pinit
		.econst / .const
		.data / .cio

- 18. This step assigns the LOAD address of those sections that need to load to flash. Again using the MEM Memory Section Manager in the DSP/BIOS configuration tool select the Load Address tab and check the "Specify Separate Load Addresses" box. Then set all entries to the FLASH memory block.
- 19. Click the BIOS Data tab and notice that the .stack section has been linked into memory. Click OK to close the window.
- 20. The section named "IQmath" is an initialized section that needs to load to and run from flash. This section is not linked using the DSP/BIOS configuration tool (because it is neither a standard compiler section nor a DSP/BIOS generated section). Instead, this section is linked with the user linker command file (Lab_12.cmd). Open and inspect Lab_12.cmd. Previously the "IQmath" section was linked to LOSARAM. Notice that this section is now linked to FLASH.

Set the Stack Size in the TCF File

Recall in the previous lab exercise that the stack size was set using the CCS project Build Options. When using the DSP/BIOS configuration tool, the stack size is instead specified in the .tcf file. First we need to remove the stack size setting from the project Build Options.

- 21. Click: Project → Build Options... and select the Linker tab. Delete the entry of 0x200 in the Stack Size box. Select OK to close the Build Options window.
- 22. Using the MEM Memory Section Manager select the General tab. Set the Stack Size to 0x100. The stack size needs to be reduced from 0x200 to 0x100 because of the limited amount of available RAM on the device when using DSP/BIOS. Click OK to close the window.

Copying .hwi_vec Section from Flash to RAM

The DSP/BIOS .hwi_vec section contains the interrupt vectors. This section must be loaded to flash (load address) but run from RAM (run address). The code that performs this copy is located in InitPieCtrl(). The linker command file generated by the DSP/BIOS configuration tool generates global symbols that can be accessed by code in order to determine the load address, run address, and length of the .hwi_vec section. The RTS library contains a memory copy function called *memcpy()* which will be used to perform the copy.

23. Open and inspect InitPieCtrl() in PieCtrl_12.c. Notice the memcpy() function and the symbols used to initialize (copy) the .hwi_vec section.

Copying the .trcdata Section from Flash to RAM

The DSP/BIOS .trcdata section is used by CCS and DSP/BIOS for certain real-time debugging features. This section must be loaded to flash (load address) but run from RAM (run address). The linker command file generated by the DSP/BIOS configuration tool generates global symbols that can be accessed by code in order to determine the load address, run address, and length of the .trcdata section. The memory copy function *memcpy()* will again be used to perform the copy.

The copying of .trcdata must be performed prior to main(). This is because DSP/BIOS modifies the contents of .trcdata during DSP/BIOS initialization, which also occurs prior to main(). The DSP/BIOS configuration tool provides a user initialization function which will be used to perform the .trcdata section copy prior to both main() and DSP/BIOS initialization.

- 24. In the DSP/BIOS configuration file (Lab.tcf) and select the Properties for the Global Settings. Check the box "Call User Init Function" and enter the UserInit() function name with a leading underscore: _UserInit. This will cause the function UserInit() to execute prior to main(). Click OK to close the window.
- 25. Open and inspect the file Main_12.c. Notice that the function UserInit() is used to copy the .trcdata section from its load address to its run address <u>before</u> main().

Initializing the Flash Control Registers

The initialization code for the flash control registers cannot execute from the flash memory (since it is changing the flash configuration!). Therefore, the initialization function for the flash control registers must be copied from flash (load address) to RAM (run address) at runtime. The memory copy function *memcpy()* will again be used to perform the copy. The initialization code for the flash control registers InitFlash() is located in the Flash.c file.

- 26. Open and inspect Flash.c. The C compiler CODE_SECTION pragma is used to place the InitFlash() function into a linkable section named "secureRamFuncs".
- 27. Since the DSP/BIOS configuration tool does not know about user defined sections, the "secureRamFuncs" section will be linked using the user linker command file Lab_12.cmd. Open and inspect Lab_12.cmd. The "secureRamFuncs" will load to flash (load address) but will run from LSARAM (run address). Also notice that the linker has been asked to generate symbols for the load start, load size, and run start addresses.
- 28. Open and inspect Main_12.c. Notice that the memory copy function memcpy() is being used to copy the section "secureRamFuncs", which contains the initialization function for the flash control registers. Close all the inspected files.

Setup PIE Vectors for Interrupts in the TCF File

Next, we will setup all of the PIE interrupt vectors that will be needed for the lab exercises in this module. This will include all of the vectors used in the previous lab exercises. (Note: the PieVect.c file is not used since DSP/BIOS generates the interrupt vector table).

- 29. Modify the configuration file Lab.tcf to setup the PIE vector for the watchdog interrupt. Click on the plus sign (+) to the left of Scheduling and again on the plus sign (+) to the left of HWI Hardware Interrupt Service Routine Manager. Click the plus sign (+) to the left of PIE INTERRUPTS. Locate the interrupt entry for the watchdog at PIE_INT1_8. Right click, select Properties, and type _WAKEINT_ISR (with a leading underscore) in the function field. Click OK to save.
- 30. Setup the PIE vector for the ADC interrupt. Locate the interrupt entry for the ADC at PIE_INT1_1. Right click, select Properties, and type _ADCINT1_ISR (with a leading underscore) in the function field. Click OK to save.
- 31. Setup the PIE vector for the ECAP1 interrupt. Locate the interrupt entry for the ECAP1 at PIE_INT4_1. Right click, select Properties, and type _ECAP1_INT_ISR (with a leading underscore) in the function field. Click OK to save.
- 32. Setup the PIE vector for the CLA Task 1 interrupt. Locate the interrupt entry for the CLA Task 1 at PIE_INT11_1. Right click, select Properties, and type __CLA1_INT1_ISR (with a leading underscore) in the function field. Click OK to save. Close the configuration window and select YES to save changes to Lab.tcf.

Prepare main() for DSP/BIOS

- 33. Open Main_12.c and delete the inline assembly code from main() that enables global interrupts. DSP/BIOS will enable global interrupts after main().
- 34. In Main_12.c, remove the endless while() loop from the end of main(). When using DSP/BIOS, you must return from main(). In all DSP/BIOS programs, the main() function should contain all one-time user-defined initialization functions. DSP/BIOS will then take-over control of the software execution. Save and close the file.

Configuring DSP/BIOS Global Settings

35. Open the configuration file Lab.tcf and click on the plus sign (+) to the left of System. Right click on Global Settings and select Properties. Confirm that the "DSP Speed in MHz (CLKOUT)" field is set to 60 so that it matches the processor speed. Click OK to save the value and close the configuration window. This value is used by the CLK manager to calculate the register settings for the on-chip timers and provide the proper time-base for executing CLK functions.

Create a SWI

- 36. Open Main_12.c and notice that at the end of main() two new functions have been added Cla1Swi() and LedBlink(). We moved part of the CLA1_INT1_ISR() routine from DefaultIsr_12.c to this space in Main_12.c.
- 37. Open DefaultIsr_12.c and locate the CLA1_INT1_ISR() routine. The entire contents of the CLA1_INT1_ISR() routine was moved to the Cla1Swi() function in Main_12.c with the following exceptions:
 - The instruction used to acknowledge the PIE group interrupt
 - The GPIO pin (LED) toggle code

Comment: In almost all appplications, the PIE group acknowledge code is left in the HWI (rather than move it to a SWI). This allows other interrupts to occur on that PIE group even if the SWI has not yet executed. On the other hand, we are leaving the GPIO toggle code in the HWI just as an example. It illustrates that you can post a SWI and also do additional operations in the HWI. DSP/BIOS is extremely flexible!

38. Delete the interrupt key word from the CLA1_INT1_ISR. The interrupt keyword is not used when a HWI is under DSP/BIOS control. A HWI is under DSP/BIOS control when it uses any DSP/BIOS functionality, such as posting a SWI, or calling any DSP/BIOS function or macro.

Post a SWI

39. Still in DefaultIsr_12.c add the following SWI_post to the CLA1_INT1_ISR(), just after the structure used to acknowledge the PIE group:

```
SWI_post(&CLA1_swi); // post a SWI
```

This posts a SWI that will execute the CLA1_swi() code that was moved to the Cla1Swi() function in Main_12.c. In other words, the CLA1 interrupt still executes the same code as before. However, most of that code is now in a posted SWI that DSP/BIOS will execute according to the specified scheduling priorities. Save and close the modified files.

Add the SWI to the TCF File

- 40. In the configuration file Lab.tcf we need to add and setup the Cla1Swi() SWI. Open Lab.tcf and click on the plus sign (+) to the left of Scheduling and again on the plus sign (+) to the left of SWI Software Interrupt Manager.
- 41. Right click on SWI Software Interrupt Manager and select Insert SWI. Rename SWI0 to CLA1_swi and click OK. This is just an arbitrary name. We want to differentiate the Cla1Swi() function itself (which is nothing but an ordinary C function) from the DSP/BIOS SWI object which we are calling CLA1_swi.
- 42. Select the Properties for CLA1_swi and type _Cla1Swi (with a leading underscore) in the function field. Click OK. This tells DSP/BIOS that it should run the function Cla1Swi() when it executes the CLA1_swi SWI.
- 43. We need to have the PIE for the CLA Task 1 interrupt use the dispatcher. The dispatcher will automatically perform the context save and restore, and allow the DSP/BIOS scheduler to have insight into the ISR. You may recall from an earlier lab that the CLA Task 1 interrupt is located at PIE_INT11_1.

Click on the plus sign (+) to the left of HWI - Hardware Interrupt Service Routine Manager. Click the plus sign (+) to the left of PIE INTERRUPTS. Locate the interrupt entry for the CLA Task 1: PIE_INT11_1. Right click, select Properties, and select the Dispatcher tab. Check the "Use Dispatcher" box and select OK. Close the configuration file and click YES to save changes.

Add a Periodic Function

Recall that an instruction was used in the CLA1_INT1_ISR to toggle the LED on the ControlCARD. This instruction has been moved into a periodic function that will toggle the LED at the same rate.

44. Open DefaultIsr_12.c and locate the CLA1_INT1_ISR routine. Notice that the instruction used to toggle the LED was moved to the LedBlink() function in Main_12.c:

GpioDataRegs.GPBTOGGLE.bit.GPIO34 = 1; // Toggle the pin

Also, the code used to implement the interval counter for the LED toggle (i.e., the GPIO32_count++ loop), and the declaration of the GPIO32_count itself from the beginning of CLA1_INT1_ISR() have been deleted. These are no longer needed, as DSP/BIOS will implement the interval counter for us in the periodic function configuration (next step in the lab). Close the inspected files.

45. In the configuration file Lab.tcf we need to add and setup the LedBlink_PRD. Open Lab.tcf and click on the plus sign (+) to the left of Scheduling. Right click on PRD - Periodic Function Manger and select Insert PRD. Rename PRD0 to LedBlink_PRD and click OK.

Select the Properties for LedBlink_PRD and type _LedBlink (with a leading underscore) in the function field. This tells DSP/BIOS to run the LedBlink() function when it executes the LedBlink_PRD periodic function object.

Next, in the period (ticks) field type 500. The default DSP/BIOS system timer increments every 1 millisecond, so what we are doing is telling the DSP/BIOS scheduler to schedule the LedBlink() function to execute every 500 milliseconds. A PRD object is just a special type of SWI which gets scheduled periodically and runs in the context of the SWI level at a specified SWI priority. Click OK. Close the configuration file and click YES to save changes.

DSP/BIOS – Real-time Analysis Tools

The DSP/BIOS analysis tools complement the CCS environment by enabling real-time program analysis of a DSP/BIOS application. You can visually monitor an MCU application as it runs with essentially no impact on the application's real-time performance. In CCS, the DSP/BIOS realt-time analysis (RTA) tools are found on the DSP/BIOS menu. Unlike traditional debugging, which is external to the executing program, DSP/BIOS program analysis requires that the target program be instrumented with analysis code. By using DSP/BIOS APIs and objects, developers automatically instrument the target for capturing and uploading real-time information to CCS using these tools.

46. In the next few steps the Log Event Manager will be setup to record the occurrence of an event in real-time while the program executes. We will be using LOG_printf() to write to a log buffer. The LOG_printf() function is a very efficient means of sending a message from the code to the CCS display. Unlike an ordinary C-language printf(), which can consume several hundred CPU cycles to format the data on the MCU before transmission to the CCS host PC, a LOG_printf() transmits the raw data to the host. The host then formats the data and displays it in CCS. This consumes only 10's of cycles rather than 100's of cycles.

In Main_12.c notice the following code at the top of the LedBlink() function just before the instruction used to toggle the LED:

```
static Uint16 LedSwiCount=0; // used for LOG_printf
/*** Using LOG_printf() to write to a log buffer ***/
LOG_printf(&trace, "LedSwiCount = %u", LedSwiCount++);
```

Close the file.

47. In the configuration file Lab.tcf we need to add and setup the trace buffer. Open Lab.tcf and click on the plus sign (+) to the left of Instrumentation and again on the plus sign (+) to the left of LOG – Event Log Manager.

- 48. Right click on LOG Event Log Manager and select Insert LOG. Rename LOG0 to trace and click OK.
- 49. Select the Properties for trace and confirm that the logtype is set to *circular* and the datatype is set to *printf*. Click OK. Close the configuration file and click YES to save changes.

Build – Lab.out

50. At this point we need to build the project, but not have CCS automatically load it since CCS cannot load code into the flash (the flash must be programmed)! On the menu bar click: Option → Customize... and select the "Program/Project CIO" tab and confirm that the "Load Program After Build" is <u>unchecked</u>.

Next select the "Debug Properties" tab and confirm that the "Step over functions without debug information when source stepping" is <u>unchecked</u>. Then click OK.

51. Click the "Build" button to generate Lab.out.

CCS Flash Plug-in

52. Open the Flash Plug-in tool by clicking:

Tools \rightarrow F28xx On-Chip Flash Programmer

- 53. A Clock Configuration window *may* open. If needed, in the Clock Configuration window set "OSCCLK (MHz):" to 10, "DIVSEL:" to /2, and "PLLCR Value:" to 12. Then click OK. In the next Flash Programmer Settings window confirm that the selected DSP device to program is F28035 and all options have been checked. Click OK.
- 54. The CCS Flash Programmer uses the Piccolo[™] 10 MHz internal oscillator as the device clock during programming. Confirm the "Clock Configuration" in the upper left corner has the OSCCLK set to 10 MHz, the DIVSEL set to /2, and the PLLCR value set to 12. Recall that the PLL is divided by two, which gives a SYSCLKOUT of 60 MHz.
- 55. Confirm that all boxes are checked in the "Erase Sector Selection" area of the plug-in window. We want to erase all the flash sectors.
- 56. We will not be using the plug-in to program the "Code Security Password". *Do not modify the Code Security Password fields.* They should remain as all 0xFFFF.
- 57. In the "Operation" block, notice that the "COFF file to Program/Verify" field automatically defaults to the current .out file. Check to be sure that "Erase, Program, Verify" is selected. We will be using the default wait states, as shown on the slide in this module. The selection for wait-states only affects the verify step, and makes little noticeable difference even if you reduce the wait-states.

- 58. Click "Execute Operation" to program the flash memory. Watch the programming status update in the plug-in window.
- 59. After successfully programming the flash memory, close the programmer window.

Running the Code – Using CCS

60. In order to effectively debug with CCS, we need to load the symbolic debug information (e.g., symbol and label addresses, source file links, etc.) so that CCS knows where everything is in your code. Click:

File \rightarrow Load Symbols \rightarrow Load Symbols Only...

and select Lab12.out in the Debug folder.

- 61. Reset the CPU. The program counter should now be at 0x3FF8A1, which is the start of the bootloader in the Boot ROM.
- 62. Under GEL on the menu bar click: EMU Boot Mode Select → EMU_BOOT_FLASH. This has the debugger load values into EMU_KEY and EMU_BMODE so that the bootloader will jump to "FLASH" at 0x3F7FF6.
- 63. Single-Step <F11> through the bootloader code until you arrive at the beginning of the codestart section in the CodeStartBranch.asm file. (Be patient, it will take about 125 single-steps). Notice that we have placed some code in CodeStartBranch.asm to give an option to first disable the watchdog, if selected.
- 64. Step a few more times until you reach the start of the C-compiler initialization routine at the symbol _c_int00.
- 65. Now do Debug → Go Main. The code should stop at the beginning of your main() routine. If you got to that point succesfully, it confirms that the flash has been programmed properly, that the bootloader is properly configured for jump to flash mode, and that the codestart section has been linked to the proper address.
- 66. You can now RUN the CPU, and you should observe the LED on the ControlCARD blinking. Try resetting the CPU, select the EMU_BOOT_FLASH boot mode, and then hitting RUN (without doing all the stepping and the Go Main procedure). The LED should be blinking again.

Run the Code – Real-time Analysis Tools

It will be interesting to investigate the CPU computational burden of the the different pieces of DSP/BIOS real-time analysis tools that we will be using in this lab exercise. The 'CPU Load Graph' feature of DSP/BIOS will provide a quick and easy method for doing this. We will be tabulating these results in the table that follows at various steps throughout the remainder of this lab.

Case #	Description	CPU Load %
1	CLA processing handled in SWI. LED blink handled in PRD. RTA Global Host Enable disabled.	
2	Case #1 + LOG_printf in SWI.	
3	Case #2 + RTA SWI Logging enabled.	
4	Case #3 + RTA SWI Accumulators enabled.	

Table 12-1: CPU Computational Burden Results

- 67. Open the RTA Control Panel by clicking DSP/BIOS → RTA Control Panel. Uncheck ALL of the boxes. This disables most of the realtime analysis tools. We will selectively enable them in the lab.
- 68. Open the CPU Load Graph by clicking DSP/BIOS → CPU Load Graph. The CPU load graph displays the percentage of available CPU computing horsepower that the application is consuming. The CPU may be running ISRs, software interrupts, periodic functions, performing I/O with the host, or running any user routine. When the CPU is not executing user code, it will be idle (in the DSP/BIOS idle thread).
- 69. Record the value shown in the CPU Load Graph under "Case #1" in Table 12-1.
- 70. Open the Message Log. On the menu bar, click:

DSP/BIOS \rightarrow Message Log

The message log dialog box is displaying the commanded LOG_printf() output, i.e. the number of times (count value) that the LedSwi() has executed.

- 71. Verify that all the check boxes in the RTA Control Panel window are still unchecked. Then, check the box marked "Global Host Enable." This is the main control switch for most of the RTA tools. We will be selectively enabling the rest of the check boxes in this portion of the exercise.
- 72. Record the value shown in the CPU Load Graph under "Case #2" in Table 12-1.
- 73. Open the Execution Graph. On the menu bar, click:

DSP/BIOS \rightarrow Execution Graph

Presently, the execution graph is not displaying anything. This is because we have it disabled in the RTA Control Panel.

In the RTA Control Panel, check the top four boxes to enable logging of all event types to the execution graph. Notice that the Execution Graph is now displaying information about the execution threads being taken by your software. This graph is not based on time, but the activity of events (i.e. when an event happens, such as a SWI or periodic function begins execution). Notice that the execution graph simply records DSP/BIOS CLK events along with other system events (the DSP/BIOS clock periodically triggers the DSP/BIOS scheduler). As a result, the time scale on the execution graph is not linear.

The logging of events to the execution graph consumes CPU cycles, which is why the CPU Load Graph jumped as you enabled logging.

- 74. Record the value shown in the CPU Load Graph under "Case #3" in Table 12-1.
- 75. Open the Statistics View window. On the menu bar, click:

DSP/BIOS \rightarrow Statistics View

Presently, the statistics view window is not changing with the exception of the statistics for the IDL_busyObj row (i.e., the idle loop). This is because we have it disabled in the RTA Control Panel.

In the RTA Control Panel, check the next five boxes (i.e., those with the word "Accumulator" in their description) to enable logging of statistics to the statistics view window. The logging of statistics consumes CPU cycles, which is why the CPU Load Graph jumped as you enabled logging.

- 76. Record the value shown in the CPU Load Graph under "Case #4" in Table 12-1.
- 77. Table 12-1 should now be completely filled in. Think about the results.
- **Note:** In this lab exercise only the basic features of DSP/BIOS and the real-time analysis tools have been used. For more information and details, please refer to the DSP/BIOS user's manuals and other DSP/BIOS related training.

Running the Code – Stand-alone Operation (No Emulator)

- 78. Close Code Composer Studio.
- 79. Disconnect the USB cable (emulator) from the Docking Station (i.e. remove power from the ControlCARD).
- 80. Re-connect the USB cable to the Docking Station to power the ControlCARD. The LED should be blinking, showing that the code is now running from flash memory.

End of Exercise



Lab 12 Reference: Programming the Flash



Case #	Description	CPU Load %
1	CLA processing handled in SWI. LED blink handled in PRD. RTA Global Host Enable disabled.	27.5
2	Case #1 + LOG_printf in SWI.	27.5
3	Case #2 + RTA SWI Logging enabled.	37.0
4	Case #3 + RTA SWI Accumulators enabled.	48.6

Table 12-2: CPU Computational Burden Results (Solution)
Introduction

This module contains various references to support the development process.

Learning Objectives

	Learning Objectives
•	TI Workshops Download Site
٠	Signal Processing Libraries
٠	TI Development Tools
•	Additional Resources
	Internet
	 Product Information Center

Module Topics

Development Support	
Module Topics	
TI Support Resources	
C28x Signal Processing Libraries	
Experimenter's Kits	
F28335 Peripheral Explorer Kit	
C2000 ControlCARD Application Kits	
Product Information Resources	

TI Support Resources



C28x Signal Processing Libraries



Experimenter's Kits





F28335 Peripheral Explorer Kit



C2000 ControlCARD Application Kits

C2000 ControlCARD Application Kits				
STEWERS OF	Digital Power	♦ Kits includes		
	Experimenter's Kit	 ControlCARD and application specific baseboard 		
	Digital Power Developer's Kit	 Full version of Code Composer Studio v3.3 with 32KB code size limit 		
- All		 Software download includes 		
	Resonant DC/DC Developer's Kit	 Complete schematics, BOM, gerber files, and source code for board and all software 		
	Renewable Energy Developer's Kit	 Quickstart demonstration GUI for quick and easy access to all board features 		
AN I	AC/DC Developer's	 Fully documented software specific to each kit and application 		
	Dual Motor	 See www.ti.com/c2000 for more details 		
	Control and PFC Developer's Kit	 Available through TI authorized distributors and the TI eStore 		

Product Information Resources



European Product Information Center (EPIC)				
Web:	http://www-k.ext.ti.com/s	http://www-k.ext.ti.com/sc/technical_support/pic/euro.htm		
Phone:	Language Belgium (English) France Germany Israel (English) Italy Netherlands (English) Spain Sweden (English) United Kingdom Finland (English)	Number +32 (0) 27 45 55 32 +33 (0) 1 30 70 11 64 +49 (0) 8161 80 33 11 1800 949 0107 (free phone) 800 79 11 37 (free phone) +31 (0) 546 87 95 45 +34 902 35 40 28 +46 (0) 8587 555 22 +44 (0) 1604 66 33 99 +358(0) 9 25 17 39 48		
Fax:	All Languages	+49 (0) 8161 80 2045		
Email:	 epic@ti.com Literature, Sample Red Information, Technical Semiconductor production Submit suggestions and 	quests and Analog EVM Ordering and Design support for <u>all</u> Catalog TI ts/tools d errata for tools, silicon and documents		

Module Topics

Appendix A – Experimenter's Kit	A-1
Module Topics	A-2
F28035 ControlCARD	A-3
F28035 PCB Outline (Top View)	A-3
LD1 / LD2 / LD3	A-3
SW1	A-3
SW2	A-4
SW3	A-4
F28335 ControlCARD	A-5
F28335 PCB Outline (Top View)	A-5
LD1 / LD2 / LD3	A-5
Docking Station	A-6
SW1 / LD1	A-6
JP1 / JP2	A-6
J1 / J2 /J3 / J8 / J9	A-6
F2833x Boot Mode Selection	A-7
F280xx Boot Mode Selection	A-7
J3 – DB-9 to 4-Pin Header Cable	A-8

F28035 ControlCARD

F28035 PCB Outline (Top View)



LD1 / LD2 / LD3

- LD1 Turns on when controlCARD is powered on
- LD2 Controlled by GPIO-31

LD3 - Controlled by GPIO-34

SW1

SW1 – controls whether on-card RS-232 connection is enabled or disabled.

- ON RS-232 transceiver will be enabled and allow communication through a serial cable via pins 2 and 42 of the DIMM-100 socket. Putting SW1 in the "ON" position will allow the F28035 controlCARD to be card compatible with the F2808, F28044, F28335, and F28027 controlCARDs. GPIO-28 will be stuck as logic high in this position.
- OFF The default option. SW1 in the "OFF" position allows GPIO-28 to be used as a GPIO. Serial communication is still possible, however an external transceiver such as the FTDI FT2232D chip.

SW2

0112 0011					
Position 1	Position 2				
(GPIO-34)	(TDO)				
0	0	Parallel I/O			
0	1	Wait mode			
1	0	SCI			
1	1	(default) Get mode; the default get mode is boot from FLASH			

SW2 - controls the boot options of the F28035 device

SW3

SW3 – ADC VREF control

The ADC will by default convert from 0 to 3.3V, however if in the ADC registers the ADC is configured to use external limits the ADC will convert its full range of resolution from VREF-LO to VREF-HI.

Position 1 controls VREF-HI, the value that the ratiometric ADC will convert as the maximum 12-bit value, 0x0FFF. In the downward position, VREF-HI will be connected to 3.3V. In the upward position, VREF-HI will be connected to pin 66 of the DIMM100-socket. This would allow a connecting board to control the ADC-VREFHI value.

Position 2 controls VREF-LO, the value that the ratiometric ADC will convert as the minimum 12-bit value, 0x0000. In the downward position, VREF-LO will be connected to 0V. In the upward position, VREF-LO will be connected to pin 16 of the DIMM100-socket. This would allow a connecting board to control the ADC-VREFLO value.

F28335 ControlCARD

F28335 PCB Outline (Top View)



LD1 / LD2 / LD3

- LD1 Turns on when controlCARD is powered on
- LD2 Controlled by GPIO-31
- LD3 Controlled by GPIO-34

Docking Station



SW1 / LD1

- SW1 USB: Power from USB; ON Power from JP1
- LD1 Power-On indicator

JP1 / JP2

- JP1 5.0 V power supply input
- JP2 USB JTAG emulation port

J1 / J2 /J3 / J8 / J9

- J1 ControlCARD 100-pin DIMM socket
- J2 JTAG header connector
- J3 UART communications header connector
- J8 Internal emulation enable/disable jumper (NO jumper for internal emulation)
- J9 User virtual COM port to C2000 device (Note: ControlCARD would need to be modified to disconnect the C2000 UART connection from header J3)

Note: The internal emulation logic on the Docking Station routes through the FT2232 USB device. By default this device enables the USB connection to perform JTAG communication and in parallel create a virtual serial port (SCI/UART). As shipped, the C2000 device is not connected to the virtual COM port and is instead connected to J3.

F2833x Boot Mode Selection

MODE	GPIO87/XA15	GPIO86/XA14	GPIO85/XA13	GPIO84/XA12	MODE ⁽¹⁾
F	1	1	1	1	Jump to Flash
E	1	1	1	0	SCI-A boot
D	1	1	0	1	SPI-A boot
С	1	1	0	0	I2C-A boot
В	1	0	1	1	eCAN-A boot
A	1	0	1	0	McBSP-A boot
9	1	0	0	1	Jump to XINTF x16
8	1	0	0	0	Jump to XINTF x32
7	0	1	1	1	Jump to OTP
6	0	1	1	0	Parallel GPIO I/O boot
5	0	1	0	1	Parallel XINTF boot
4	0	1	0	0	Jump to SARAM
3	0	0	1	1	Branch to check boot mode
2	0	0	1	0	Branch to Flash, skip ADC calibration
1	0	0	0	1	Branch to SARAM, skip ADC calibration
0	0	0	0	0	Branch to SCI, skip ADC calibration

(1) All four GPIO pins have an internal pullup.

F280xx Boot Mode Selection

Mode	Description	GPIO18 SPICLKA ⁽¹⁾ SCITXDB	GPIO29 SCITXDA	GPIO34
Boot to Flash ⁽²⁾	Jump to flash address 0x3F 7FF6. You must have programmed a branch instruction here prior to reset to redirect code execution as desired.	1	1	1
SCI-A Boot	Load a data stream from SCI-A.	1	1	0
SPI-A Boot	Load from an external serial SPI EEPROM on SPI-A.	1	0	1
I ² C Boot	Load data from an external EEPROM at address 0x50 on the I^2C bus.	1	0	0
eCAN-A Boot (3)	Call CAN_Boot to load from eCAN-A mailbox 1.	0	1	1
Boot to M0 SARAM (4)	Jump to M0 SARAM address 0x00 0000.	0	1	0
Boot to OTP (4)	Jump to OTP address 0x3D 7800.	0	0	1
Parallel I/O Boot	Load data from GPIO0 - GPIO15.	0	0	0

You must take extra care because of any effect toggling SPICLKA to select a boot mode may have on external logic.
 When booting directly to flash, it is assumed that you have previously programmed a branch statement at 0x3F 7FF6 to redirect

⁽²⁾ When booting directly to flash, it is assumed that you have previously programmed a branch statement at 0x3F 7FF6 to redirect program flow as desired.

(3) On devices that do not have an eCAN-A module this configuration is reserved. If it is selected, then the eCAN-A bootloader will run and will loop forever waiting for an incoming message.

(4) When booting directly to OTP or M0 SARAM, it is assumed that you have previously programmed or loaded code starting at the entry point location.

J3 – DB-9 to 4-Pin Header Cable

Note: This cable is NOT included with the Experimenter's Kit and is only shown for reference.





Pin-Out Table for Both Ends of the Cable:

DB-9 female Pin#	SIL 0.1" female Pin#
2 (black)	1 (TX)
3 (red)	4 (RX)
5 (bare wire)	3 (GND)

Note: pin 2 on SIL is a no-connect



Appendix B – Addressing Modes

Introduction

Appendix B will describe the data addressing modes on the C28x. Immediate addressing allows for constant expressions which are especially useful in the initialization process. Indirect addressing uses auxiliary registers as pointers for accessing organized data in arrays. Direct addressing is used to access general purpose memory. Techniques for managing data pages, relevant to direct addressing will be covered as well. Finally, register addressing allows for interchange between CPU registers.

Learning Objectives



Module Topics

Appendix B – Addressing Modes	B-1
Module Topics	B-2
Labels, Mnemonics and Assembly Directives	B-3
Addressing Modes	B-4
Instruction Formats	B-5
Register Addressing	В-б
Immediate Addressing	В-7
Direct Addressing	B-8
Indirect Addressing	В-10
Review Exercise B	<i>B-13</i> B-14
Lab B: Addressing	B-15
OPTIONAL Lab B-C: Array Initialization in C	B-17
Solutions	B-18

Labels, Mnemonics and Assembly Directives



Assembly	/ Dir	ectiv	ves
 Begin with a period (.) and are lower case 		.ref	start
 Used by the linker to locate code and data into specified sections 	reset:	sect ;make re ;nake re .long	set vectors ddress 'start' start
 Directives allow you to: 		def	start
Define a label as global	count	.set	9
Reserve space in memory for un-initialized variables		; create a	"mydata", 10
> Initialized memory	start:	 .sect C28OBJ MOV 	"code" ;operate in C28x mode ACC.#1
initialized section	next:	MOVL	XAR1,#x
.sect "name" used for code or constants	loop:	MOV MOV BANZ	AR2,#count *XAR1++,AL loop AR2
uninitialized section	bump:	ADD	ACC,#1
label .usect "name",5	1	SB	next,UNC
used for variables			

Addressing Modes

Addressing Modes				
	Mode	Symbol	Purpose	
(register)	Register		Operate between Registers	
(constant)	Immediate	#	Constants and Initialization	
(paged)	Direct	@	General-purpose access to data	
(pointer)	Indirect	*	Support for pointers – access arrays, lists, tables	
I				

Four main categories of addressing modes are available on the C28x. Register addressing mode allows interchange between all CPU registers, convenient for solving intricate equations. Immediate addressing is helpful for expressing constants easily. Direct addressing mode allows information in memory to be accessed. Indirect addressing allows pointer support via dedicated 'auxiliary registers', and includes the ability to index, or increment through a structure. The C28x supports a true software stack, desirable for supporting the needs of the C language and other structured programming environments, and presents a stack-relative addressing mode for efficiently accessing elements from the stack. Paged direct addressing offers general-purpose single cycle memory access, but restricts the user to working in any single desired block of memory at one time.

Instruction Formats

LIGIN	dst ,src	Exan	nple
INSTR	REG	NEG	AL
INSTR	REG,#imm	MOV	ACC,#1
INSTR	REG, mem	ADD	AL,@x
INSTR	mem, REG	SUB	AL,@AR0
INSTR	mem,#imm	MOV	*XAR0++,#25
2-bit Act	cess = XAR0 throug	iah XAR	7. ACC. P. XT

The C28x follows a convention that uses instruction, destination, then source operand order (INSTR dst, src). Several general formats exist to allow modification of memory or registers based on constants, memory, or register inputs. Different modes are identifiable by their leading characters (# for immediate, * for indirect, and @ for direct). Note that registers or data memory can be selected as a 'mem' value.

Register Addressing



Register addressing allows the exchange of values between registers, and with certain instructions can be used in conjunction with other addressing modes, yielding a more efficient instruction set. Remember that any 'mem' field allows the use of a register as the operand, and that no special character (such as @, *, or #) need be used to specify the register mode.



Immediate Addressing



Immediate addressing allows the user to specify a constant within an instruction mnemonic. Short immediate are single word, and execute in a single cycle. Long (16-bit) immediate allow full sized values, which become two-word instructions - yet execute in a single instruction cycle.



Direct Addressing

Direct addressing allows for access to the full 4-Meg words space in 64 word "page" groups. As such, a 16-bit Data Page register is used to extend the 6-bit local address in the instruction word. Programmers should note that poor DP management is a key source of programming errors. Paged direct addressing is fast and reliable if the above considerations are followed. The watch operation, recommended for use whenever debugging, extracts the data page and displays it as the base address currently in use for direct addressing.







Indirect Addressing



Any of eight hardware pointers (ARs) may be employed to access values from the first 64K of data memory. Auto-increment or decrement is supported at no additional cycle cost. XAR register formats offer larger 32-bit widths, allowing them to access across the full 4-Giga words data space.





Indexed addressing offers the ability to select operands from within an array without modification to the base pointer. Stack-based operations are handled with a 16-bit Stack Pointer register, which operates over the base 64K of data memory. It offers 6-bit non-destructive indexing to access larger stack-based arrays efficiently.







Review



Data memory can be accessed in numerous ways:

- Stack Addressing: allows a range to 64K
- Direct Addressing: Offers a 16-bit DP plus a 6-bit offset, allowing a 4M range
- Indirect Addressing: Offers the full 4G range

Exercise B

Exercise B: Addressing							
<i>Given</i> : Address/Data (hex) <u>Fill in the</u> <u>table below</u>		DP = 4000 100030 002 100031 012 100032	DP = 4004 100100 0105 100101 0060 100102 0020		D1 5 10 0 10 0 10	DP = 4006 100180 0100 100181 0030 100182 0040	
Src Mode	Program		ACC	DP	XAR1	XAR2	
	MOVW DP,#	4000h					
	MOVL XAR1	,#100100h					
	MOVL XAR2	,#100180h					
	MOV AL,@	31h					
	ADD AL,*	XAR1++					
	SUB AL,@	30h					
	ADD AL,*	XAR1++					
	MOVW DP,#	4006h					
	ADD AL,@	1					
	SUB AL,*	XAR1					
	ADD AL,*	XAR2					
	SUB AL,*	+XAR2[1]					
	ADD AL,#	32					
	SUB AL,*	+XAR2[2]					
	MOV @32h	,AL					

In the table above, fill in the values for each of the registers for each of the instructions. Three areas of data memory are displayed at the top of the diagram, showing both their addresses and contents in hexadecimal. Watch out for surprises along the way. First, you should answer the addressing mode for the source operand. Then, fill in the change values as the result of the instruction operation.

Lab B: Addressing

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of addressing. In this process we will expand upon the ASM file from the previous lab to include new functions. Additionally, we learn how to run and observe the operation of code using Code Composer Studio.

In this lab, we will initialize the "vars" arrays allocated in the previous lab with the contents of the "const" table. How is this best accomplished? Consider the process of loading the first "const" value into the accumulator and then storing this value to the first "vars" location, and repeating this process for each of the succeeding values.

- What forms of addressing could be used for this purpose?
- Which addressing mode would be best in this case? Why?
- What problems could arise with using another mode?
- > Procedure

Copy Files, Create Project File

 Create a new project called LabB.pjt in C:\C28x\Labs\Appendix\LabB and add LabB.asm and Lab.cmd to it. Check your file list to make sure all the files are there. Be sure to setup the Build Options by clicking: Project → Build Options on the menu bar. Select the Linker tab. In the middle of the screen select "No Autoinitialization" under "Autoinit Model:". Enter start in the "Code Entry Point (-e):" field. Next, select the Compiler tab. Note that "Full Symbolic Debug (-g)" under "Generate Debug Info:" is selected. Then select OK to save the Build Options.

Initialize Allocated RAM Array from ROM Initialization Table

- 2. Edit LabB.asm and modify it to copy *table[9]* to *data[9]* using <u>indirect</u> addressing. (Note: *data[9]* consists of the allocated arrays of *data*, *coeff*, and *result*). Initialize the allocated RAM array from the ROM initialization table:
 - Delete the NOP operations from the "code" section.
 - Initialize pointers to the beginning of the "const" and "vars" arrays.
 - Transfer the first value from "const" to the "vars" array.
 - Repeat the process for all values to be initialized.

To perform the copy, consider using a load/store method via the accumulator. Which part of an accumulator (low or high) should be used? Use the following when writing your copy routine:

- use AR1 to hold the address of table
- use AR2 to hold the address of data

3. It is good practice to trap the end of the program (i.e. use either "end: B end, UNC" or "end: B start, UNC"). Save your work.

Build and Load

- 4. Click the "Build" button and watch the tools run in the build window. Debug as necessary. To open up more space, close any open files or windows that you do not need.
- 5. Load the output file onto the target. Click:

File \rightarrow Load Program...

If you wish, right click on the LabB.asm source window and select Mixed Mode to debug using both source and assembly.

Note: Code Composer Studio can automatically load the output file after a successful build. On the menu bar click: Option → Customize... and select the "Program Load Options" tab, check "Load Program After Build", then click OK.

6. Single-step your routine. While single-stepping, it is helpful to see the values located in table[9] and data[9] at the same time. Open two memory windows by using the "View Memory" button on the vertical toolbar and using the address labels table and data. Setting the properties filed to "Hex 16 Bit – TI style" will give you more viewable data in the window. Additionally, it is useful to watch the CPU registers. Open the CPU registers by using the "View → Registers → CPU Registers". Deselect "Allow Docking" and move/resize the window as needed. Check to see if the program is working as expected.

End of Exercise

OPTIONAL Lab B-C: Array Initialization in C

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of initialization using C. Additionally, we learn how to run and observe the operation of C code using Code Composer Studio. In this lab, we will initialize the "vars" arrays with the contents of the "const" table.

> Procedure

Create Project File

 In Code Composer Studio create a new project called LabB-C.pjt in C:\C28x\Labs\Appendix\LabB\LabB-C and add LabB-C.c and Lab.cmd to it. Check your file list to make sure all the files are there. Open the Build Options and select the Linker tab. Select the "Libraries" Category and enter rts2800_ml.lib in the "Incl. Libraries (-1):" box. <u>Do not</u> setup any other Build Options. The default values will be used. In Appendix Lab D exercise, we will experiment and explore the various build options when working with C.

Initialize Allocated RAM Array from ROM Initialization Table

2. Edit LabB-C. c and modify the "main" routine to copy *table[9]* to the allocated arrays of *data[4]*, *coeff[4]*, and *result[1]*. (Note: *data[9]* consists of the allocated arrays of *data*, *coeff*, and *result*).

Build and Load

3. Click the "Build" button and watch the tools run in the build window. Debug as necessary.

Note: Have Code Composer Studio automatically load the output file after a successful build. On the menu bar click: Option \rightarrow Customize... and select the "Program Load Options" tab, check "Load Program After Build", then click OK.

4. Under Debug on the menu bar click "Go Main". Single-step your routine. While single-stepping, it is helpful to see the values located in *table[9]* and *data[9]* at the same time. Open two memory windows by using the "View Memory" button on the vertical toolbar and using the address labels *table* and *data*. Setting the properties field to "Hex 16 Bit – TI style" will give you more viewable data in the window. Additionally, you can watch the CPU registers. Open the CPU registers by using the "View → Registers → CPU Registers. Deselect "Allow Docking" and move/resize the window as needed. Check to see if the program is working as expected.

End of Exercise

Solutions

Exercise B: Addressing - Solution							
<i>Given</i> : Address/Data (hex) <u>Fill in the</u> <u>table below</u>		DP = 4000 100030 0025 100031 0120 100032 0120	DP = 4004 100100 0105 100101 0060 100102 0020		DP = 4006 5 100180 010 100181 003 100182 004		00 30 40
Src Mode	Program		ACC	DP	XAR1	XAR2	
Imm	MOVW DP,#4	000h		4000			
Imm	MOVL XAR1,	#100100h			100100		
Imm	MOVL XAR2,	#100180h				100180	
Dir	MOV AL,@3	1h	120				
Idr	ADD AL,*X	AR1++	225		100101		
Dir	SUB AL,@3	0h	200				
Idr	ADD AL,*X	AR1++	260		100102		
Imm	MOVW DP,#4	006h		4006			
Dir	ADD AL,@1		290				
Idr	SUB AL,*X	AR1	270				
Idr	ADD AL,*X	AR2	370				
Idr	SUB AL,*+	XAR2[1]	340			100180	
Imm	ADD AL,#3	2	360				
Idr	SUB AL,*+	XAR2[2]	320			100180	
Dir	MOV @32h,	AL					1001B2 0320
Imm: Immedi Reg: Registe	ate; Dir: Direct r; Idr: Indire	;; ct					

Introduction

Appendix C discusses the details of programming in assembly. It shows you how to use different instructions that further utilize the advantage of the architecture data paths. It gives you the ability to analyze the instruction set and pick the best instruction for the application.

Learning Objectives

Learning Objectives Perform simple program control using branch and conditional codes Write C28x code to perform basic arithmetic Use the multiplier to implement sum-of-products equations Use the RPT instruction (repeat) to optimize loops Use MAC for long sum-of-products Efficiently transfer the contents of one area of memory to another Examine read-modify-write operations

Module Topics

Appendix C – Assembly Programming	C-1
Module Topics	C-2
Program Control	
Branches	C-3
Program Control Instructions	C-4
ALU and Accumulator Operations	<i>C-6</i>
Simple Math & Shift	C-7
Multiplier	<i>C-</i> 9
Basic Multiplier	C-10
Repeat Instruction	C-11
MAC Instruction	C-12
Data Move	C-13
Logical Operations	C-15
Byte Operations and Addressing	C-15
Test and Change Memory Instructions	C-16
Min/Max Operations	C-17
Read Modify Write Operations	C-18
Lab C: Assembly Programming	
OPTIONAL Lab C-C: Sum-of-Products in C	C-22

Program Control

The program control logic and program address generation logic work together to provide proper program flow. Normally, the flow of a program is sequential: the CPU executes instructions at consecutive program memory addresses. At times, a discontinuity is required; that is, a program must branch to a nonsequential address and then execute instructions sequentially at that new location. For this purpose, the C28x supports interrupts, branches, calls, returns, and repeats. Proper program flow also requires smooth flow at the instruction level. To meet this need, the C28x has a protected pipeline and an instruction-fetch mechanism that attempts to keep the pipeline full.

Branches



The PC can access the entire 4M words (8M bytes) range. Some branching operations offer 8and 16-bit relative jumps, while long branches, calls, and returns provide a full 22-bit absolute address. Dynamic branching allows a run-time calculated destination. The C28x provides the familiar arithmetic results status bits (Zero, oVerflow, Negative, Carry) plus a Test Control bit which holds the result of a binary test. The states of these bits in various combinations allow a range of signed, unsigned, and binary branching conditions offered.

Program Control Instructions

Program Control - Branches								
Function		Instruction	Cycles T/F	Size				
Short Branch	SB	8bit,cond	7/4	1				
Fast Short Branch	SBF	8bit,EQ NEQ TC NTC	4/4	1				
Fast Relative Branch	в	16bit, cond	7/4	2				
Fast Branch	BF	16bit,cond	4/4	2				
Absolute Branch	LB	22bit	4	2				
Dynamic Branch	LB	*XAR7	4	1				
Branch on AR	BANZ	16bit,ARn	4/2	2				
Branch on compare	BAR	16bit, ARn, ARn, EQ NEQ	4/2	2				
Condition Code								
NEQ LT I EQ LEQ I GT HI	LO (NC) LOS NOV	NTC TC UNC Condition flag the prior use c	 Condition flags are set of the prior use of the ALU The assembler will optimize the set of the					
GEQ HIS (C)	OV	NBIO B to SB if post	B to SB if possible					




- Branch if Auxiliary Register not zero
- Test performed on lower 16-bits of XARx only





ALU and Accumulator Operations

One of the major components in the execution unit is the Arithmetic-Logical-Unit (ALU). To support the traditional Digital Signal Processing (DSP) operation, the ALU also has the zero cycle barrel shifter and the Accumulator. The enhancement that the C28x has is the additional data paths added form the ALU to all internal CPU registers and data memory. The connection to all internal registers helps the compiler to generate efficient C code. The data path to memory allows the C28x performs single atomic instructions read-modify-write to the memory.

The following slides introduce you to various instructions that use the ALU hardware. Word, byte, and long word 32-bit operation are supported.

Simple Math & Shift

		umulator - Bas	ic I	Ма	ath I	nstructions
Format	xxx xxxE xxxI	Ax, #16b ;word Ax, #8b ;byte ACC, #32b ;long	xxx = Ax = Asse word	= in Al- emb	structior H, or AL ler will a struction	n: MOV, ADD, SUB, nutomatically convert to 1 n.
ĔX	ADD ADDB	ACC, #01234h<<4 AL, #34h	Two One	wo wo	rd instru rd instru	ictions with shift option iction, no shift
					Ax = A	H or AL Operations
		ACC Operations			MOV	Ax, loc16
~	MOV			ADD	Ax, loc16	
jo	ADD	from memory (left shift			SUB	Ax, loc16
iat	SUB	J optional)			AND	Ax, loc16
ari	MOV	ACC,#16b< <shift< th=""><th></th><th></th><th>OR</th><th>Ax, loc16</th></shift<>			OR	Ax, loc16
>	ADD				XOR	Ax, loc16
	SUB	16-bit constant (left shift			AND	Ax,loc16,#16b
		· · · · · · · · · · · · · · · · · · ·			NOT	Ax
	MOV	loc16,ACC < <shift< td=""><td>;AL</td><td></td><td>NEG</td><td>Ax</td></shift<>	;AL		NEG	Ax
	MOVH	loc16,ACC < <shift< td=""><td>;AH</td><td></td><td>MOV</td><td>loc16,Ax</td></shift<>	;AH		MOV	loc16,Ax





Multiplier



Digital signal processors require many multiply and add math intensive operations. The single cycle multiplier is the second major component in the execution unit. The C28x has the traditional 16-bit-by-16-bit multiplier as previous TI DSP families. In-addition, the C28x has a single cycle 32-bit-by-32-bit multiplier to perform extended precision math operations. The large multiplier allows the C28x to support higher performance control systems requirement while maintaining small or reduce code.

The following slides introduce instructions that use the 16-bit-by-16-bit multiplier and multiply and add (MAC) operations. The 32-bit-by-32-bit multiplication will be covered in the appendix.

Basic Multiplier

Multiplier Instructions					
Instruction		Execution	Pur	pose	
MOV T,loc16 T		т	= loc16	Get first operand	
MPY ACC.T.loc16 AC		AC	C = T*loc16	For single or first product	
MPY P,T,loc16		Р	= T*loc16	For n	th product
MPYB	B ACC, T, #8bu ACC = T*8bu Using 8-bit unsigned of		8-bit unsigned const		
MPYB	PYB P,T,#8bu P = T*8bu Using 8-bit uns		8-bit unsigned const		
MOV	MOV ACC, P 2		C = P	P Move 1 st product< <pm a(<="" td="" to=""></pm>	
ADD ACC, P		AC	C += P Add n th product< <pm a<="" td="" to=""><td>nth product<<pm acc<="" td="" to=""></pm></td></pm>		n th product< <pm acc<="" td="" to=""></pm>
SUB	SUB ACC, P A		C -= P	Sub n th product< <pm acc<="" fr.="" td=""></pm>	
Ins	truction		Execution		tion
MOVP	T, loc16		ACC = P<<	PM	T = loc 16
MOVA	T, loc16		ACC += P<<	:PM	T = loc 16
MOVS	T, loc16		ACC - = P<<	PM	T = loc 16
MPYA	P, T, #161	>	ACC += P<<	PM	<i>then</i> P = T *#16b
MPYA	P, T, loci	-6	ACC += P<<	PM	then P = T*loc16
MPYS	P, T, loci	.6	ACC - = P<<	PM	then $P = T*loc16$

Sum-of-Products						
Y = A*X1 + B*X2 + C*X3 + D*X4						
ZAPA MOV T,@X1 MPY P,T,@A MOVA T,@X2 MPY P,T,@B MOVA T,@X3 MPY P,T,@C MOVA T,@X4 MPY P,T,@D ADDL ACC,P< <pm MOVL @y,ACC</pm 	<pre>;ACC = P = OVC = 0 ;T = X1 ;P = A*X1 ;T = X2 ;ACC = A*X1 ;P = B*X2 ;T = X3 ;ACC = A*X1 + B*X2 ;P = C*X3 ;T = X4;ACC = A*X1 + B*X2 + C*X3 ;P = D*X4 ;ACC = Y</pre>					



Repeat Instruction



Single repeat instruction (RPT) is used to reduce code size and speed up many operations in the DSP application. Some of the most popular operations that use the RPT instruction to perform multiple taps digital filters or perform block of data transfer.



MAC Instruction

Data Move

Data Move Instructions							
$\mathbf{DATA} \leftrightarrow \mathbf{D}$	ATA $(4G \leftrightarrow 64K)$	DATA \leftrightarrow PGM (4G \leftrightarrow 4	M)				
MOV loc1	6, *(0:16bit)	PREAD loc16 ,*X	AR7				
MOV *(0:	16bit), loc16	PWRITE / *XAR7, loc:	16				
16-bit address concatenated with 16 leading zeros32-bit address memory locationpointer with a 22-bit program memory address							
	START: MOVL 2 MOVL 2 RPT # PREAD 7 x .usect 1	".code" XAR5,#x XAR7,#TBL #len-1 *XAR5++,*XAR7 ".samp",4					
	.sect TBL: .word 1 len .set 5	".coeff" 1,2,3,4 \$-TBL					
 Optimal with RPT (speed and code size) Faster than Load / Store, avoids accumulator 							
incremented in	PC	 Allows access to progra 	am memory				



The conditional move instruction is an excellent way to avoid a discontinuity (branch or call) based upon a condition code set prior to the instruction. In the above example, the 1st step is to

place the contents of A into the accumulator. Once the Ax content is tested, by using the CMP instruction, the conditional move can be executed.

If the specified condition being tested is true, then the location pointed to by the "loc16" addressing mode or the 8-bit zero extended constant will be loaded with the contents of the specified AX register (AH or AL): if (COND == true) [loc16] = AX or 0:8bit;

Note: Addressing modes are not conditionally executed. Hence, if an addressing mode performs a pre or post modification, it will execute regardless if the condition is true or not. This instruction is not repeatable. If this instruction follows the RPT instruction, it resets the repeat counter (RPTC) and executes only once.

Flags and Modes

N - If the condition is true, then after the move, AX is tested for a negative condition. The negative flag bit is set if bit 15 of AX is 1, otherwise it is cleared.

Z - If the condition then after the move, AX is tested for a zero condition. The zero flag bit is set if AX = 0, otherwise it is cleared.

V - If the V flag is tested by the condition, then V is cleared.

C-Example

; if (VarA > 20) ; VarA = 0;

CMP @VarA,#20 ; Set flags on (VarA – 20) MOVB @VarA,#0,GT ; Zero VarA if greater then

Logical Operations

Byte Operations and Addressing





Test and Change Memory Instructions

The compare (CMPx) and test (Txxx) instructions allow the ability to test values in memory. The results of these operations can then trigger subsequent conditional branches. The CMPx instruction allows comparison of memory with respect to a specified constant value, while the Txxx instructions allow any single bit to be extracted to the test control (TC) field of status register 0. The contents of the accumulator can also be non-destructively analyzed to establish branching conditions, as seen below.

Instruc	tion	Execution	Affects
TBIT	loc16,#(0-15)	ST0(TC) = loc16(bit_no)	TC
TSET	loc16,#(0-15)	Test (loc16(bit)) then set bit	ТС
TCLR	loc16,#(0-15)	Test (loc16(bit)) then clr bit	ТС
CMPB	AX, #8bit	Test (AX - 8bit unsigned)	C,N,Z
CMP	AX, loc16	Test (AX – loc16)	C,N,Z
CMP	loc16,#16b	Test (loc16 - #16bit signed)	C,N,Z
CMPL	ACC, @P	Test (ACC - P << PM)	C,N,Z

Min/Max Operations

MIN/MAX Operations				
Instruction	Execution			
MAX ACC, loc16	if ACC < loc16, ACC = loc16			
	if ACC >= loc16, do nothing			
MIN ACC, loc16	if ACC > loc16, ACC = loc16			
	if ACC <= loc16, do nothing			
MAXL ACC, loc32	if ACC < $loc32$, ACC = $loc32$			
	if ACC >= loc32, do nothing			
MINL ACC, loc32	if ACC > $loc32$, ACC = $loc32$			
	if ACC <= loc32, do nothing			
MAXCUL P,loc32 if $P < loc32$, $P = loc32$				
(for 64 bit math)	if P >= loc32, do nothing			
MINCUL P,loc32	if $P > 10c32$, $P = 10c32$			
(for 64 bit math)	if P <= loc32, do nothing			
Find the maximum 32-bit number in a table:				

MOVL XAR1,#table

MAXL ACC,*XAR1++

#(table_length - 1)

RPT

П

C2000 Discolo	Workshon	Annondiv	C Accombly	, Droarommino
02000 F100010	VVUINSIIUD	- ADDENUIX V	C - ASSEIIIDIN	r rioulanninin
		1.1	/	

Read Modify Write Operations

The accumulator (ACC) is the main working register for the C28x. It is the destination of all ALU operations except those, which operate directly on memory or registers. The accumulator supports single-cycle move, add, subtract and compare operations from 32-bit-wide data memory. It can also accept the 32-bit result of a multiplication operation. These one or two cycle operations are referred to as read-modify-write operations, or as atomic instructions.



update with a mem update with a constant update by 1						
Var	A += VarB	VarA	arA += 100 Va		arA += 1	
SETC	INTM	SETC	INTM	SETC	INTM	
MOV	AL, @VarB	MOV	AL, @VarA	MOV	AL, @VarA	
ADD	AL, @VarA	ADD	AL, #100	ADD	AL, #1	
MOV	@VarA, AL	MOV	@VarA, AL	MOV	@VarA, AL	
CLRC	INTM	CLRC	INTM	CLRC	INTM	
MOV ADD	AL, @VarB @VarA, AL	ADD	@VarA,#100	INC	@VarA	
Benefits of Read-Modify-Write Instructions						

Lab C: Assembly Programming

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of performing assembly language programming arithmetic on the TMS320C28x. In this exercise, we will expand upon the .asm file from the previous lab to include new functions. Code will be added to obtain the sum of the products of the values from each array.

Perform the sum of products using a MAC-based implementation. In a real system application, the *coeff* array may well be constant (values do not change), therefore one can modify the initialization routine to skip the transfer of this arrays, thus reducing the amount of data RAM and cycles required for initialization. Also there is no need to copy the zero to clear the result location. The initialization routine from the previous lab using the load/store operation will be replaced with a looped BANZ implementation.

As in previous lab, consider which addressing modes are optimal for the tasks to be performed. You may perform the lab based on this information alone, or may refer to the following procedure.

> Procedure

Copy Files, Create Project File

 Create a new project called LabC.pjt in C:\C28x\Labs\Appendix\LabC and add LabC.asm and Lab.cmd to it. Check your file list to make sure all the files are there. Be sure to setup the Build Options by clicking: Project → Build Options on the menu bar. Select the Linker tab. In the middle of the screen select "No Autoinitialization" under "Autoinit Model:". Enter start in the "Code Entry Point (-e):" field. Next, select the Compiler tab. Note that "Full Symbolic Debug (-g)" under "Generate Debug Info:" is selected. Then select OK to save the Build Options.

Initialization Routine using BANZ

- 2. Edit LabC.asm and modify it by replacing the initialization routine using the load/store operation with a BANZ process. Remember, it is only necessary to copy the first four values (i.e. initialize the *data* array). Do you still need the *coeff* array in the *vars* section?
- 3. Save your work. If you would like, you can use Code Composer Studio to verify the correct operation of the block initialization before moving to the next step.

Sum of Products using a RPT/MAC-based Implementation

4. Edit LabC.asm to add a RPT/MAC-based implementation to multiply the *coeff* array by the *data* array and storing the final sum-of-product value to *result*.

Build and Load

- 5. Click the "Build" button and watch the tools run in the build window. Debug as necessary. To open up more space, close any open files or windows that you do not need.
- 6. If the "Load program after build" option was not selected in Code Composer Studio, load the output file onto the target. Click: File → Load Program...

If you wish, right click on the source window and select Mixed Mode to debug using both source and assembly.

7. Single-step your routine. While single-stepping, open memory windows to see the values located in *table [9]* and *data [9]*. Open the CPU Registers. Check to see if the program is working as expected. Debug and modify, if needed.

Optional Exercise

After completing the above, edit LabC.asm and modify it to perform the initialization process using a RTP/PREAD rather than a load/store/BANZ.

End of Exercise

OPTIONAL Lab C-C: Sum-of-Products in C

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of performing C programming arithmetic on the TMS320C28x. The objective will be to add the code necessary to obtain the sum of the products of the n-th values from each array.

> Procedure

Create Project File

 In Code Composer Studio create a new project called LabC-C.pjt in C:\C28x\Labs\Appendix\LabC\LabC-C and add LabC-C.c and Lab.cmd to it. Check your file list to make sure all the files are there. Open the Build Options and select the Linker tab. Select the "Libraries" Category and enter rts2800_ml.lib in the "Incl. Libraries (-1):" box. <u>Do not</u> setup any other Build Options. The default values will be used. In Appendix Lab D exercise, we will experiement and explore the various build options when working with C.

Sum of Products using a MAC-based Implementation

2. Edit LabC-C.c and modify the "main" routine to perform a MAC-based implementation in C. Since the MAC operation requires one array to be in program memory, the initialization routine can skip the transfer of one of the arrays, thus reducing the amount of data RAM and cycles required for initialization.

Build and Load

3. Click the "Build" button and watch the tools run in the build window. Debug as necessary.

Note: Have Code Composer Studio automatically load the output file after a successful build. On the menu bar click: Option \rightarrow Customize... and select the "Program Load Options" tab, check "Load Program After Build", then click OK.

4. Under Debug on the menu bar click "Go Main". Single-step your routine. While single-stepping, open memory windows to see the values located in *table [9]* and *data [9]*. (Note: *data[9]* consists of the allocated arrays of *data*, *coeff*, and *result*). Open the CPU Registers. Check to see if the program is working as expected. Debug and modify, if needed.

End of Exercise

Introduction

The C28x architecture, hardware, and compiler have been designed to efficiently support C code programming.

Appendix D will focus on how to program in C for an embedded system. Issues related to programming in C and how C behaves in the C28x environment will be discussed. Also, the C compiler optimization features will be explained.

Learning Objectives



Module Topics

Appendix D – C Programming	D-1
Module Topics	D-2
Linking Boot code from RTS2800.lib	D-3
Set up the Stack	D-4
C28x Data Types	D-5
Accessing Interrupts / Status Register	D-6
Using Embedded Assembly	D-7
Using Pragma	D-8
<i>Optimization Levels</i> Volatile Usage Compiler Advanced Options Optimization Tips Summary	
Lab D: C Optimization	D-14
OPTIONAL Lab D2: C Callable Assembly	D-17
Solutions	D-20



Linking Boot code from RTS2800.lib

The boot routine is used to establish the environment for C before launching main. The boot routine begins with the label _c_int00 and the reset vector should contain a ".long" to this address to make boot.asm the reset routine. The contents of the boot routine have been extracted and copied on the following page so they may be inspected. Note the various functions performed by the boot routine, including the allocation and setup of the stack, setting of various C-requisite statuses, the initialization of global and static variables, and the call to main. Note that if the link was performed using the "-cr" option instead of the "-c" option that the global/static variable initialization is *not* performed. This is useful on RAM-based C28x systems that were initialized during reset by some external host processor, making transfer of initialization values unnecessary. Later on in this chapter, there is an example on how to do the vectors in C code rather than assembly.

Set up the Stack



The C28x has a 16-bit stack pointer (SP) allowing accesses to the base 64K of memory. The stack grows from low to high memory and always points to the first *unused* location. The compiler uses the hardware stack pointer (SP) to manage the stack. The stack size is set by the linker.



In order to allocate the stack the linker command file needs to have "align = 2."

C28x Data Types

Туре	Bit	Value Range			
char	16	Usually 0 255, but can hold 16 bits			
int (natural size CPU word)	16	-32K 32K, 16 bits signed			
unsigned int	16	064K, 16 bits unsigned			
short (same as int or smaller)	16	same as int			
unsigned short	16	same as unsigned int			
long (same as int or larger)	32	-2M 2M, 32 bits signed			
unsigned long	32	04M, 32 bits unsigned			
float	32	IEEE single precision			
double	64	IEEE double precision			
long double	64	IEEE double precision			
Suggestion: Group all longs together, group all pointers together					
Data which is 32-bits wide, such as longs, must begin on even word-addresses (i.e. 0x0, 0x2, etc). This can result in "holes" in structures allocated on the stack.					

Accessing Interrupts / Status Register

Accessing Interrupts / Status Register

Initialize via C :

```
extern cregister volatile unsigned int IFR;
extern cregister volatile unsigned int IER;
. . .
IER &= ~Mask; //clear desired bits
IER |= Mask; //set desired bits
IFR = 0x0000; //clear prior interrupts
```

- Interrupt Enable & Interrupt Flag Registers (IER, IFR) are not memory mapped
- Only limited instructions can access IER & IFR (more in interrupt chapter)
- The compiler provides extern variables for accessing the IER & IFR

Using Embedded Assembly



The assembly function allows for C files to contain 28x assembly code. Care should be taken not to modify registers in use by C, and to consider the label field with the assembly function. Also, any significant amounts of assembly code should be written in an assembly file and called from C.

There are two examples in this slide – the first one shows how to embed a single assembly language instruction into the C code flow. The second example shows how to define a C term that will invoke the assembly language instruction.

Using Pragma

Pragma is a preprocessor directive that provides directions to the compiler about how to treat a particular statement. The following example shows how the DATA_SECTION pragma is used to put a specific buffer into a different section of RAM than other buffers.

The example shows two buffers, bufferA and bufferB. The first buffer, bufferA is treated normally by the C compiler by placing the buffer (512 words) into the ".bss" section. The second, bufferB is specifically directed to go into the "my_sect" portion of data memory. Global variables, normally ".bss", can be redirected as desired.

When using CODE_SECTION, code that is normally linked as ".text", can be identified otherwise by using the code section pragma (like .sect in assembly).



Optimization Levels



Optimizations fall into 4 categories. This is also a methodology that should be used to invoke the optimizations. It is recommended that optimization be invoked in steps, and that code be verified before advancing to the next step. Intermediate steps offer the gradual transition from fully symbolic to fully optimized compilation. Compiler switched may be invoked in a variety of ways.

Here are 4 steps that could be considered:

 1^{st} : use -g

By starting out with -g, you do no optimization at all and keep symbols for debug.

 2^{nd} : use -g - o3

The option –o3 might be too big a jump, but it adds the optimizer and keeps symbols.

 3^{rd} : use -g - o3 - mn

This is a full optimization, but keeps some symbols

 4^{th} : use -o3

Full optimization, symbols are not kept.



Optimizer levels zero through three, offer an increasing array of actions, as seen above. Higher levels include all the functions of the lower ones. Increasing optimizer levels also increase the scope of optimization, from considering the elements of single entry, single-exit functions only, through all the elements in a file. The "-pm" option directs the optimizer to view numerous input files as one large single file, so that optimization can be performed across the whole system.

Volatile Usage



• Define the pointer as "volatile" to prevent the optimizer from optimizing

Compiler Advanced Options

To get to these options, go to Project \rightarrow Build Options in Code Composer Studio.

In the category, pick Advanced.

The first thing to notice under advanced options is the **Auto Inlining Threshold**.

- Used with -- o3 option
- Functions > size are not auto inlined

Note: To prevent code size increases when using -o3, disable auto inlining with -oi0

The next point we will cover is the Normal Optimization with Debug (-mn).

- Re-enables optimizations disabled by "-g" option (symbolic debug)
- Used for maximum optimization

Note: Some symbolic debug labels will be lost when -mn option is used.

Optimizer should be invoked incrementally:

-g test	Symbols kept for debug
-g -o3 test	Add optimizer, keep symbols
-g -o3 -mn test	More optimize, some symbols
-o3 test	Final rev: Full optimize, no symbols

[-mf]: Optimize for speed instead of the default optimization for code size

[-mi] : Avoid RPT instruction. Prevent compiler from generating RPT instruction. RPT instruction is not interruptible

[-mt] : Unified memory model. Use this switch with the unified memory map of the 281x & 280x. Allows compiler to generate the following:

-RPT PREAD for memory copy routines or structure assignments

-MAC instructions

-Improves efficiency of switch tables

Optimization Tips Summary

Summary: Optimization Tips

- Within C functions :
 - > Use const with variables for parameter constants
 - > Minimize mixing signed & unsigned ops : SXM changes
 - > Keep frames <= 64 (locals + parameters + PC) : *-SP[6bit]</pre>
 - > Use structures <= 8 words : use 3 bit index mode
 - > Declare longs first, then declare ints : minimize stack holes
 - > Avoid: long = (int * int) : yields unpredictable results
- ♦ Optimizing : Use -00, -01, -02, -03 when compiling
 - > Inline short/key functions
 - > Pass inlines between files : static inlines in header files
 - > Invoke automatic inlining : -03 -0i
 - > Give compiler project visibility : use -pm and -o3
- Tune memory map via linker command file
- Re-write key code segments to use intrinsics or in assembly App notes 3rd Parties

The list above documents the steps that can be taken to achieve increasingly higher coding efficiency. It is recommended that users first get their code to work with no optimization, and then add optimizations until the required performance is obtained.

Lab D: C Optimization

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of optimizing C programs. Using Code Composer Studio profile capabilities, different routines in a project will be benchmarked. This will allow you to analyze the performance of different functions. This lab will highlight the profiler and the clock tools in CCS.

> Procedure

Create Project File

- 1. Create a new project in C:\C28x\Labs\Appendix\LabD called LabD.pjt and add LabD.c, Lab.cmd, and sop-c.c to it. (Note that sop-asm.asm will be used in the next part of the lab, and should not be added now).
- 2. Setup the Build Options. Select the Linker tab and notice that "Run-time Autoinitialization" under "Autoinit Model: "is selected. Do not enter anything in the "Code Entry Point (-e):" field (leave it blank). Set the stack size to 0x200. In the Linker options select the "Libraries" Category and enter rts2800_ml.lib in the "Incl. Libraries (-l):" box. Next, select the Compiler tab. Note that "Full Symbolic Debug (-g)" under "Generate Debug Info:" in the Basic Category is selected. On the Feedback Category pull down the interlisting options and select "C and ASM (-ss)". On the Assembly Category check the Keep generated .asm Files (-k), Keep Labels as Symbols (-as) and Generate Assembly Listing Files (-al). The -as will allow you to see symbols in the memory window and the -al will generate an assembly listing file (.lst file). The listing file has limited uses, but is sometime helpful to view opcode values and instruction sizes. (The .lst file can be viewed with the editor). Both of these options will help with debugging. Then select OK to save the Build Options.

Build and Load

3. Click the "Build" button and watch the tools run in the build window. Be sure the "Load program after build" option is selected in Code Composer Studio. The output file should automatically load. The Program Counter should be pointing to _c_int00 in the Disassembly Window.

Set Up the Profile Session

 Restart the DSP (debug → restart) and then "Go Main". This will run through the C initialization routine in Boot.asm and stop at the main routine in LabD.c.

- 5. Set a breakpoint on the NOP in the while(1) loop at the end of main() in LabD.c.
- 6. Set up the profile session by selecting Profiler → Start New Session. Enter a session name of your choice (i.e. LabD).
- 7. In the profiler window, hover the mouse over the icons on the left region of the window and select the icon for Profile All Functions. Click on the "+" to expand the functions. Record the "Code Size" of the function sop C code in the table at the end of this lab. Note: If you do not see a "+" beside the .out file, press "Profile All Functions" on the horizontal tool bar. (You can close the build window to make the profiler window easier to view by right clicking on the build window and selecting "hide").
- 8. Select F5 or the run icon. Observe the values present in the profiling window. What do the numbers mean? Click on each tab to determine what each displays.

Benchmarking Code

- 9. Let's benchmark (i.e.count the cycles need by) only a portion of the code. This requires you to set a breakpoint pair on the starting and ending points of the benchmark. Open the file sop-c.c and set a breakpoint on the "for" statement and the "return" statement.
- 10. In CCS, select Profile → Setup. Check "Profile all Functions and Loops for Total Cycles" and click "Enable Profiling". Then select Profile → viewer.
- 11. Now "Restart" the program and then "Run" the program. The program should be stopped at the first breakpoint in sop. Double click on the clock window to set the clock to zero. Now you are ready to benchmark the code. "Run" to the second breakpoint. The number of cycles are displayed in the viewer window. Record this value in the table at the end of the lab under "C Code - Cycles".

C Optimization

- 12. To optimize C code to the highest level, we must set up new Build Options for our Project. Select the Compiler tab. In the Basic Category Panel, under "Opt Level" select File (-03). Then select OK to save the Build Options.
- 13. Now "Rebuild" the program and then "Run" the program. The program should be stopped at the first breakpoint in sop. Double click on the clock window to set the clock to zero. Now you are ready to benchmark the code. "Run" to the second breakpoint. The number of cycles are displayed in the clock window. Record this value in the table at the end of the lab under "Optimized C (-o3) Cycles".
- 14. Look in your profile window at the code size of sop. Record this value in the table at the end of this lab.

Benchmarking Assembly Code

15. Remove sop-c.c from your project and replace it with sop-asm.asm. Rebuild and set breakpoints at the beginning and end of the assembly code (MOVL & LRETR).

- 16. Start a new profile session and set it to profile all functions. Run to the first breakpoint and study the profiler window. Record the code size of the assembly code in the table.
- 17. Double Click on the clock to reset it. Run to the last breakpoint. Record the number of cycles the assembly code ran.
- 18. How does assembly, C code, and optimized C code compare on the C28x?

	C Code	Optimized C Code (-o3)	Assembly Code
Code Size			
Cycles			

End of Exercise

OPTIONAL Lab D2: C Callable Assembly

Note: The lab linker command file is based on the F28035 memory map – modify as needed, if using a different F28xx device memory map.

> Objective

The objective of this lab is to practice and verify the mechanics of implementing a C callable assembly programming. In this lab, a C file will be used to call the sum-of-products (from the previous Appendix LabC exercise) by the "main" routine. Additionally, we will learn how to use Code Composer Studio to configure the C build options and add the run-time support library to the project. As in previous labs, you may perform the lab based on this information alone, or may refer to the following procedure.

> Procedure

Copy Files, Create Project File

- 1. Create a new project in C:\C28x\Labs\Appendix\LabD2 called LabD2.pjt and add LabD2.c, Lab.cmd, and sop-c.c to it.
- 2. <u>Do not</u> add LabC.asm to the project (copy of file from Appendix Lab C). It is only placed here for easy access. Parts of this file will be used later during this lab exercise.
- 3. Setup the Build Options. Select the Linker tab and notice that "Run-time Autoinitialization" under "Autoinit Model:" is selected. Do not enter anything in the "Code Entry Point (-e):" field (leave it blank). Set the stack size to 0x200. In the Linker options select the "Libraries" Category and enter rts2800_ml.lib in the "Incl. Libraries (-l):" box. Next, select the Compiler tab. Note that "Full Symbolic Debug (-g)" under "Generate Debug Info:" in the Basic Category is selected. On the Feedback Category pull down the interlisting options and select "C and ASM (-ss)". On the Assembly Category check the Keep generated .asm Files (-k), Keep Labels as Symbols (-as) and Generate Assembly Listing Files (-al). The -as will allow you to see symbols in the memory window and the -al will generate an assembly listing file (.lst file). The listing file has limited uses, but is sometime helpful to view opcode values and instruction sizes. (The .lst file can be viewed with the editor). Both of these options will help with debugging. Then select OK to save the Build Options.

Build and Load

- 4. Click the "Build" button and watch the tools run in the build window. Be sure the "Load program after build" option is selected in Code Composer Studio. The output file should automatically load. The Program Counter should be pointing to _c_int00 in the Disassembly Window.
- 5. Under Debug on the menu bar click "Go Main". This will run through the C initialization routine in Boot.asm and stop at the main routine in LabD2.c.

Verify C Sum of Products Routine

- Debug using both source and assembly (by right clicking on the window and select Mixed Mode or using View → Mixed Source/ASM).
- 7. Open a memory window to view result and data.
- 8. Single-step through the C code to verify that the C sum-of-products routine produces the results as your assembly version.

Viewing Interlisted Files and Creating Assembly File

- 9. Using File → Open view the LabD2.asm and sop-c.asm generated files. The compiler adds many items to the generated assembly file, most are not needed in the C-callable assembly file. Some of the unneeded items are .func / .endfunc. .sym, and .line.
- 10. Look for the _sop function that is generated by the compiler. This code is the basis for the C-callable assembly routine that is developed in this lab. Notice the comments generated by the compiler on which registers are used for passing parameters. Also, notice the C code is kept as comments in the interlisted file.
- 11. Create a new file (File → New, or clicking on the left most button on the horizontal toolbar "New") and save it as an assembly source file with the name sop-asm.asm. Next copy ONLY the sum of products function from LabC.asm into this file. Add a _sop label to the function and make it visible to the linker (.def). Also, be sure to add a .sect directive to place this code in the "code" section. Finally, add the following instruction to the end:

LRETR ; return statement

12. Next, we need to add code to initialize the sum-of-products parameters properly, based on the passed parameters. Add the following code to the first few lines after entering the _sop routine: (Note that the two pointers are passed in AR4 and AR5, but one needs to be placed in AR7. The loop counter is the third argument, and it is passed in the accumulator.)

MOVL	XAR7,XAR5	;XAR7 points to coeff [0]
MOV	AR5,AL	;move n from ACC to AR5 (loop counter)
SUBB	XAR5,#1	;subtract 1 to make loop counter = n-1

Before beginning the MAC loop, add statements to set the sign extension mode, set the SPM to zero, and a ZAPA instruction. Use the same MAC statement as in Lab 4, but use XAR4 in place of XAR2. Make the repeat statement use the passed value of n-1 (i.e. AR5).

RPT AR5 ;repeat next instruction AR5 times
Now we need to return the result. To return a value to the calling routine you will need to place your 32-bit value in the ACC. What register is the result currently in? Adjust your code, if necessary.

13. Save the assembly file as sop-asm.asm. (*Do not* name it LabD2.asm because the compiler has already created with that name from the original LabD2.c code).

Defining the Function Prototype as External

14. Note in LabD2.c an "extern" modifier is placed in front of the sum-of-products function prototype:

```
extern int sop(int*,int*,int); //sop function prototype
```

Verify Assembly Sum of Products Routine

- 15. Remove the sop-c.c file from the project and add the new sop-asm.asm assembly file to the project.
- 16. Rebuild and verify that the new assembly sum-of-products routine produces the same results as the C function.

End of Exercise

Solutions

		olutions	
	C Code	Optimized C Code (-03)	Assembly Code
Code Size	27	12	11
Cvcles	118	32	22

Introduction

Appendix E discusses the details of the Piccolo[™] TMS320F2803x Control Law Accelerator (CLA). The floating-point number format and the CLA registers will be discussed. Details of the CLA instruction set and pipeline will be explained. Additionally, system configuration and a comparison to the Delfino[™] floating-point unit (FPU) will be covered.

Learning Objectives



Module Topics

Control Law Accelerator

Floating-Point Format

		Jingio	Forn	nat		Jacin	.9	
1 Sign Bit (0 = Positive, 1 = Negative) 8-bit Exponent (Biased) 23-bit Mantissa (Implicit Leading Bit + Fraction Bits)								
S E M Value								
0	1	0	0	0 Positive or Negative Zero				
0	1	0	0 Non-Zero Denormalized Number					
0	1	1-254	0-0x7FFFF Positive or Negative Values*					
0 1 255 (max) 0 Positive or Negative Infinity								
0 1 255 (max) Non-Zero Not a Number (NaN)								
* Normal Positive and Negative Values are Calculated as: (-1) * x 2 (E-127) x 1.M +/- ~1.7 x 10 ⁻³⁸ to +/- ~3.4 x 10 ⁺³⁸								

The Normalized IEEE numbers have a hidden 1; thus the equivalent signed integer resolution is the number of mantissa bits + sign + 1



CLA Registers and Execution Flow

CLA	Registe	r Set
Interrupt/Task Control MIFR: Flag MICLR: Clear MIFRC: Force MIOVF: Overflow flag MICLROVF: Overflow clear Configuration and Control MEMCFG: Memory config MCTL: CLA control Eight Interrupt (Task) Vectors MVECT1 to MVECT8 Offset from the start of CLA Program Memory to the beginning of the task	CLA Configuration Registers MIER MIRUN MIFR MICLR MICLR MICLROVF (MOVF MICLROVF (MPISRCSEL1) MEMCFG MCTL MVECT1 to MVECT8	CLA Configuration Registers: CSM and EALLOW Protected Main CPU has Read and Write Access MIER: Interrupt enable/disable MIRUN: Which task is running Interrupt/Task Source Selection MPISRCSEL1: Task1: ADCINT1 or EPWM1_INT Task2: ADCINT2 or EPWM2_INT Task7: ADCINT7 or EPWM7_INT Task8: ADCINT8 or CPU Timer 0 CLA Execution Registers: CSM Protected Main CPU has Read Only Access
Four 32-bit Result Registers MR0 – MR3 Two 16-bit Auxiliary Registers MAR0, MAR1 Used for indirect addressing	CLA Execution Registers MR0 (32) MR1 (32) MR2 (32) MR3 (32) MASTF (32) MAR1 MAR1 MPC	MSTF: Status Register Zero, negative, overflow, underflow Rounding mode RPC: Return PC MEALLOW MPC: 12-bit Program Counter Offset from the start of CLA program memory Indicates instruction in the D2 phase



CLA Instructions

CLA Paralle Parallel bars indicate a parallel instructions oper a single opcode and perfe	I Instructions arallel instruction rate as a single instruc orms two operations	ction wit
 Example: Add + Parallel S 	tore	
MADDF 32 MI MMOV 32 @_	R3, MR3, MR1 _Var, MR3	
Instruction	Example	Cycles
Multiply & Parallel Add/Subtract	MMPYF32 MRa,MRb,MRc MSUBF32 MRd,MRe,MRf	1
Multiply, Add, Subtract & Parallel Store	MADDF32 MRa,MRb,MRc MMOV32 mem32,MRe	1
Multiply, Add, Subtract, MAC & Parallel Load	MADDF32 MRa,MRb,MRc MMOV32 MRe, mem32	1
& Parallel Load Both operations com	plete in a single cycle	

Status Register and Pipeline

CLA Status Flags						
CLA Status Register MSTF (32-bits)						
LVF	Latched Overflow	Float math: MMPYF32, MADDF32, 1/x etc.				
LUF	and Underflow	Connected to the PIE for debug				
7F	Negative	Float move operations to registers				
	and Zara	Provide of compare min/move checkute				
NF	and Zero	negative				
		Integer result of integer operations (MAND32, MOR32, SUB32, MLSR32 etc.)				
TF	Test Flag	MTESTTF Instruction				
RNDF32	Rounding Mode	To Zero (truncate) or To Nearest (even)				
MEALLOW	Write Protection	Enable/disable CLA writes to "EALLOW" protected registers				
RPC	Return Program	Call and return: MCNDD, MRCNDD				
	Counter	Use store/load MSTF instructions to nest calls				



	W	rite	Fo	llo	we	ed-	b	y-	Rea	d	
	CLA P	ipeline[Fetch F1 F2	De D1	D2	Rea R1	ad R2	Exe E	Write w]	
N N Due to th	/MOV32 /MOV32 e pipeline	@_Re MR0, (e order	g1, MR @_Reg ., the re	3 2 ead c	of Rec	; W ; Re 2 oc	rite ead cui	e Re I Re I s bo	g1 g2 efore tl	ne Reg1 wr	ite
This is or S	lly an iss come per Vrite to fo	ue if th iphera ollowe	ne loca I regist d by re	tion ers ad fr	writte om th	n to ie sa	car me	n aff loc	ect the	location re	ead
Insert 3 o	ther inst	ruction	is or M	NOP	s to a	llow	the	e wr	ite to o	ccur first	
Note: Th	is behavi	or is d	ifferen	t for	the m	ain (C28	B CP	U:		
The C28x Blocks of	CPU pro	otects v ral regi	vrite fo isters h	ollow nave	ed by write-	reac follo	d to owe	the d-b	same y read	location protection	

	Fetch Decode CLA Pipeline F1 F2 D1 D2	de Read Exe Write 2 R1 R2 E W
D2: EXE:	Update to MAR0/MAR1 due Update to MAR0/MAR1 due	to indirect addressing post increment to load operation
Assum	e MAR0 is 50 and #_X is 20	
м	MOV16 MAR0, #_X	; I1 Load MAR0 with 20
M	MOV32 MAR1, *MAR0[0]++ MOV32 MAR1, *MAR0[0]++	; I2 Uses <u>old</u> MAR0 Value (50) ; I3 Uses <u>old</u> MAR0 Value (50)
<	nstruction 4>	; I4 Can not use MAR0
м	MOV32 MAR1, *MAR0[0]++	; I5 Uses new MAR0 Value (20)





CLA System Configuration











CLA Compared to C28x+FPU

Control Law Accelerator	C28x + Floating-Point Unit
Independent 8 Stage Pipeline	F1-D2 Shared with the C28x Pipeline
Single Cycle Math and Conversions	Math and Conversions are 2 Cycle
No Data Page Pointer; Only uses Direct & Indirect with Post-Increment	Uses C28x Addressing Modes
4 Result Registers 2 Independent Auxiliary Registers No Stack Pointer or Nested Interrupts	8 Result Registers Shares C28x Auxiliary Registers Supports Stack, Nested Interrupts
Native Delayed Branch, Call & Return Use Delay Slots to Do Extra Work No repeatable instructions	Uses C28x Branch, Call and Return Copy flags from FPU STF to C28x ST0 Repeat MACF32 & Repeat Block
Self-Contained Instruction Set Data is Passed Via Message RAMs	Instructions Superset on Top of C28x Pass Data Between FPU and C28x Regs
Supports Native Integer Operations: AND, OR, XOR, ADD/SUB, Shift	C28x Integer Operations
Programmed in Assembly	Programmed in C/C++ or Assembly
Single step moves the pipe one cycle	Single step flushes the pipeline

Summary

Summary

- CLA is an independent 32-bit floating-point math accelerator
 - robust, self saturating, and easy to program
- System and CLA initialization is done by the CPU in C
- The CLA can directly access:
 - ADC Result, ePWM+HRPWM and comparator registers
- The CLA is interrupt driven and has a low interrupt response time (no nesting of interrupts)
- By using the ADC early interrupt, the CLA can read the sample "Just-in-time"
 - Reduced ADC sample to output delay
 - Faster system response and higher MHz control loops
 - Support for multi-channel loops

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated