TECHNICAL PROGRAM

HOME

FOCUS AREAS

TUTORIALS

REGISTRATION

STUDENT FELLOWSHIPS

ACCOMMODATION

COMMITTEES

ABOUT IMAPS

ABOUT IIT BOMBAY

CONTACT US

HOW TO REACH IIT

 

 

 

 

 

 

Final Technical Programme as on 10/12/05

Tutorials:                            December 19, 2005

9:30 AM - 1 PM:                 PC Saxena Auditorium, IIT Bombay

Tutorial-1 (3 hours):          Dr. Harald Gossner, Manager, ESD Division, Infineon, Germany: ESD Protection Design                                               Challenges in the ULSI Circuits

 9:30 AM - 1 PM:                 Institute Auditorium , IIT Bombay

Tutorial-2 (3 hours):          Prof. Krishnamachar Prasad, Nanyang Technological University,  Singapore:  Interconnect                                               Challenges in the Gigascale Integrated Circuit Era

1:00-2.00 PM:                      Lunch (Gulmohar Lawns, IIT Bombay) 

2:30 PM - 6.00 PM:             Institute Auditorium , IIT Bombay

 Tutorial-3 (3 hours):         Prof. K.N.Bhat, IIT Madras: Micro-electro-mechanical systems

 2:30 PM - 6.00 PM:            PC Saxena Auditorium, IIT Bombay

 Tutorial-4 (3 hours):         Prof. D.K. Sharma, IIT Bombay: CMOS Mixed Signal System Design

 

Main Conference:       December 20-21, 2005

Venue: PC Saxena Auditorium, IIT Bombay

Day 1: December 20, 2005

9:15 - 10:00 AM Inauguration by Dr. R. Chidambaram, Principal Scientific Advisor to the Govt. of India
10:00-10:30 AM TEA BREAK
10:30-12:15 PM Session -1: ULSI Technologies, Chair:Prof.B.S.Sonde
10:30-11:15 AM Sumeet Agarwal, Intel: Mobile PC Platforms -Power Management
11:15 -11:45 AM Prof. Arokia Nathan, University of Waterloo, Canada: Transistor Backplane Integration on Glass and Plastic for Active Matrix Organic Light Emitting Diode Displays
11:45AM-12:15PM

Dr. Harald Gossner, Infineon, Munich: ESD Challenges in Scaled technologies

12:15 -1:15 PM                    Session-2: Poster Presentations (5 minutes/5 slides each)

S. Biswas, B. Maity,S. Mukhopadhyay, A.Patra, IITKharagpur :  A BIST Approach to online Testing of System on Chip (SOCs): Theory & Application

Gopalakrishnan N, R.S. Shastrakar, V.B. Chandratre, Dr. S.K. Kataria, BARC:  Compact ASIC Characterization and Testing Module

Saurabh Goyal, S.S.S.P. Rao, IIT Bombay:  A Novel and Simple Approach for Testing of FPGAs for Multiple Stuck-at Faults in the Logic Blocks

Rakesh Mehta, Prakash Wani, Bitmapper Integration Technologies & Pune University,  Implementation of Low Cost ASIC Tester

Mahesh G Varadarajan, K.J. Lee, Swapan Bhattacharya, Raghuram Pucha, Rao Tummala, Suresh Sitaraman, CEDT, IISc: Design, Fabrication and Relibability Assessment of Embedded Resistors and Capacitors in a Multilayered Organic Substrate with Microvias

Rajesh S Pande, K.A. Borikar, R.M. Patrikar , VNIT: Tool Development for Modeling of RF MEMS Shunt Switch

M.A.Gaikwad, A.S. Gandhi, R.M. Patrikar, VNIT: Hybrid Network Architecture for Processor Connections on SoC

M. V. Rammohan Reddy, D. Vinay Kumar, D. K. Sharma, M. B. Patil, and V. Ramgopal Rao, IIT Bombay: FinFET based Low Power Gilbert Cell Mixer

Allahbaksh M Asadullah, Ramesh Karnik, V.D. Kulkarni, B. V. B. College of Engg. & Tech., & C. G. Corel: Design and Simulation of BiCMOS Inverse Time Characteristic Circuit

S. K. Lalwani, Reetesh Chaurasia, Alok Agashe and V. M. Joshi, BARC: Development of USB bus based compact Tone Burst Generator/Receiver

Pranab Saharia and S. K. Bhowmick, ANURAG:  A  low power soft output Viterbi decoder design

Sudhir G. Akojwar, R.M.Patrikar, VNIT: Neural Networks for Wireless Sensors networks

V.D. Srivastava, P.K. Mukhopadhyay, S.K. Kataria, Y.P. Prabhakara Rao and S. Kal, BARC/BEL/IIT Kharagpur:  Design and Fabrication of a Monolithic Constant Fraction Discriminator

Sinu Abraham,Chinni Prabhunath G, Balamurugan V, Joshua Daniel Raj,  Sathyabama Deemed University; A 1 MHz, 3-Bit Resolution, MOS Analog to digital Converter using a manotonic, no-op-amp Voltage Scaling DAC in MAGIC version 7 Layout Editor and Spice Simulator and the generation of Sine Wave and PAM (Natural sampling)

            

1:15-2:30 PM                   Lunch/Poster Session (Gulmohar Lawns, IIT Bombay)

2:30-4:00 PM

Session-3: Application Specific Integrated Circuits, Chairs:Dr.Prahlada & Prof.P.R.Apte

2:30-3:00 PM    

Dr. R.K. Rajangam, Project Director, ISRO Satellite Centre, Bangalore: Micro Miniaturisation for Space Applications

3:00-3:30 PM Dr. Prahlada, Director DRDL, Miroelectronics in Missiles
3:30-4 00 PM Dr. V.B. Chandratre, BARC: ASIC's for Nuclear Radiation Detectors
4:00-4:30 PM

TEA BREAK

4:30-6:00 PM                   Session-4: Poster Presentations (5 minutes/5 slides each), Chair: Sri.R.K. Rajangam

Yeswanth Kumar.P, Sakthi Ganesh.T, Wipro Technologies: Design and construction of SMS controlled Stepper Motor

Yeswanth Kumar. P, Sakthi Ganesh.T, Wipro Technologies:  Design and construction of an Odour Sensor for Various Biomedical Applications

Vineet Sinha, Sadhana A. Mandlik, Rajesh K. Jain, BARC:  Photo Rheography for the Study of Heart Rate and Blood Flow Variability

Shiju G Joseph, R.N. Karekar, S.A. Gangal, Pune University: Designing of MEMS based Capacitive Pressure Sensor for measuring the high pressure present in oil wells

Prakash R. Apte, Sandeep Sangameswaran, Abhay C. Deshpande, IIT Bombay:  Multi-Sensor Array Technology for Easy Fabrication of Reliable Pressure Sensors

Anita Topkar, Bharti Agarwal, M.D.Ghodgaonkar SK Kataria, BARC: Indigenous Development of High Performance Silicon Detectors

Anita Topkar, Praveenkumar, Vaishali Kulkarni, BARC:  Design of Ultrasonic Transducers using MEMS Technology

Pradeep Kamble, Vijaya Puri, Shivaji University:  Study of Radiation Pattern Changes in Ag Thick Film Annular Ring Antenna due to Leaf Branch Overlay

U.B.Lonkar, Vijaya Puri, Shivaji University:  Ku Band Investigations on Ni0,5 Zn0,5 Fe2O4 Thick Film as overlay and underlay on Ag Thick Film Microstripline

Sujata Ingle , A.S. Janardhana, ISRO, A Study of Thermal Characterization of Hybrid Microcircuits

Ajay Andhiwal, Usha Murthy, Pushpa Naresh Kumar, T. Kanthimathinathan, Arun Batra, ISRO:  Parylene coating for Hybrid Microcircuits

M Vinod,  Molly Paulson and  C.P. Kulkarni, BARC: Handheld Gamma Ray Spectrometer

Y.K.Jain, H.C,Pandey, P.K.Khanna, D.Prasad, S.K.Gupta, I.C.Sharma, H.C.Pathak, Nitin Kumar and Anurag Sharma, CEERI, Pilani:  Development of Thick film Pt. Heater for Sensor Applications.

K. Gurunathan,  R. Marimuthu,  Ashish Singhal and D.P. Amalnerkar, CMET, Pune: Thick Film Paste of  Nanocrystalline CdS  for the usage in Hybrid Circuit applications : Synthesis and Characterisation

Lokesh Sharma, Intel Corporation: Leakage reduction challenges in 65nm technology

Niladri  Narayan  Mojumder and D. Mukhopadhyay, Jadavpur University:  Energy Performance Improvement of Single bit full adders by dual-threshold CMOS Technology

Manoj Joshi, Nitin Kale, Sheetal Patil, Harshal Rokade, Soumyo Mukherji, R.Pinto.P.R.Apte, Rakesh Lal, V.Ramgopal Rao, IIT Bombay:  Affinity micro-cantilever sensor development  at IIT Bombay for Bio-sensing applications

J. M. Wadekar, S. L. Chaudhari, V. R. Deshpande, V.A. Rane, V. D.Giramkar, Shany Joseph, G. J. Phatak, U. P. Mulik, D. P. Amalnerkar, CMET, Pune "Effect of Under Bump Metallurgy on the Shear Strength of Ball Grid Arrays Prepared by Attachment Process"

Pourus Mehta, Prashanthi Kovur and Harsha Kochar, S.K.Kataria, BARC & IIT Bombay, "Silicon Drift Dectector : Design and Process Issues"

7:30-9:30 PM:              Banquet/Poster Session (Gulmohar Lawns, IIT Bombay)

 

Day 2: December 21, 2005

09:30 AM-12:20PM Session-5: Nano-Systems, Chair:Prof.A.N.Chandorkar
09:30-10:15 AM Prof. Krishna Saraswat, Stanford University: Performance Limitations of Devices and Interconnects and Future Alternatives for Nanoelectronics
10:15-11:00 AM Dr. K. Raghunathan, Texas instruments, Bangalore:  SoC for wireless applications
11:00-11:30 AM Prof. D.K.Sharma, IIT Bombay: Industry-Academic Collaboration in System/Product Development
11.30-11.50 AM TEA BREAK
11:50 AM-12:20PM Prof. Vinita Vasudevan, IIT Madras: Reconfigurable Circuits and Systems: New Techniques and Performance Analysis

 

12:20-1:00 PM             Session-6: Poster Presentations (5 minutes/5 slides each), Chair: Dr. D.B.Ghare  & M.S.Setty

Menka Tewani, V.B. Chandratre, M.Krishnan and Dr. S.K.Kataria, BARC: CMOS Nuclear ADC for Portable Spectrometer

Rajan Arora & Anuj Madan, Punjab University: Device Design considerations for SiGe Source- drain Strained transistor using finite element analysis

G. Vijaya Durga, Angada B Sachid, & P K Pande, ANURAG: Design of Hardware Random Number Generator

V.H. Patankar, V.M. Joshi and S.K.Kataria, BARC: Design and Development of Hybrid Microelectronic circuits for ultrasonic Pulsers for NDT of Materials

Shofiqul Islam, ANURAG: An Efficient VLSI Design of BCH Decoder

Vineet Sinha, Sandeep K. Bharade,Tony Paul, S. Krishna Kumar Rao, Biju C. Oommen and R. Ravindra Kumar, BARC & CDAC, Trivandrum, Application of IP Cores in Embedded Systems

B.K.Kaushik, S.Sarkar and R.P.Agarwal, IIT Roorkee: Repeater Insertion for Coupled VLSI Interconnects

 

1:00-2:00 PM               Lunch/Poster Session (Gulmohar Lawns, IIT Bombay)

2:00-5:00 PM Session-7: IC Technology, Chair: Dr. K.D.Nayak
2:00-3:30 PM

Foundry Services in India, Introductory remarks by Dr. K.D.Nayak, Director, ANURAG, Presentations by:

Shri. Sanjay Verma, DGM, Wafer Fab, SCL, Chandigarh
Shri. Y.P. Prabhakar Rao, DGM, BEL, Bangalore
Dr. P.V. S Subrahmanyam, DGM, SITAR, Bangalore
Dr. P. Suryanarayana, Dy. Manager (Process), GAETEC-SITAR, Hyderabad

 
 
 
 
3:30-4:00 PM Tea Break
4:00-4:30 PM

Prof. Krishnamachar Prasad, NTU, Singapore, Use of metal/dielectric sidewall diffusion barriers in  Cu/porous ultra low-k interconnects

4:30-5:00 PM            

Girish Phatak, CMET, Pune: Integrated packaging solutions with LTCC

5:00- 6:00PM Session-8: IC Design, Dr.S.K.Kataria
5:00-5:30 PM Dr.R.Ravindra Kumar, CDAC:  IP-Core Developments and Related Activities at CDAC (T)
5:30-6:00 PM Dr. K. Sentappa, Anurag:  Processor Development and Related Activities at Anurag

6:00 PM          Concluding session & High Tea

 

*******************************************