EE101: Basics KCL, KVL, power, Thevenin's theorem



M. B. Patil

mbpatil@ee.iitb.ac.in
www.ee.iitb.ac.in/~sequel

Department of Electrical Engineering Indian Institute of Technology Bombay

イロト イヨト イヨト イヨト

M. B. Patil, IIT Bombay



< □ ▶ < @ ▶ < 注 ▶ < 注 ▶ 注 のへで M. B. Patil, IIT Bombay



* Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node.





 $\langle \Box \rangle \langle \Box \rangle \langle \Box \rangle \rangle$

-

M. B. Patil, IIT Bombay

* Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node. e.g., at node B, $-i_3 + i_6 + i_4 = 0$.



* Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node. e.g., at node B, $-i_3 + i_6 + i_4 = 0$. (We have followed the convention that current *leaving* a node is positive.)

M. B. Patil, IIT Bombay

Image: A math and A



* Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node. e.g., at node B, $-i_3 + i_6 + i_4 = 0$. (We have followed the convention that current *leaving* a node is positive.)

・ロト ・日下・ ・ ヨト

M. B. Patil, IIT Bombay

* Kirchhoff's voltage law (KVL): $\sum v_k = 0$ for each loop.



* Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node. e.g., at node B, $-i_3 + i_6 + i_4 = 0$. (We have followed the convention that current *leaving* a node is positive.)

Image: A image: A

M. B. Patil, IIT Bombay

* Kirchhoff's voltage law (KVL): $\sum v_k = 0$ for each loop. e.g., $v_3 + v_6 - v_1 - v_2 = 0$.



- * Kirchhoff's current law (KCL): $\sum i_k = 0$ at each node. e.g., at node B, $-i_3 + i_6 + i_4 = 0$. (We have followed the convention that current *leaving* a node is positive.)
- * Kirchhoff's voltage law (KVL): $\sum v_k = 0$ for each loop. e.g., $v_3 + v_6 - v_1 - v_2 = 0$. (We have followed the convention that voltage *drop* across a branch is positive.)

・ロト ・回ト ・ヨト

M. B. Patil, IIT Bombay

Element	Symbol	Equation	
Resistor	+ v -	v = R i	
Inductor	+ v - 	$v = L \frac{di}{dt}$	
Capacitor	+ v -	$i = C \frac{dv}{dt}$	
Diode	+ v -	to be discussed	
BJT	B L C	to be discussed	

M. B. Patil, IIT Bombay

・ロト・「中・・中・・中・・日・・

	Element	Symbol	Equation
Independent	Voltage source	+ v - i +-	$v(t) = v_s(t)$
	Current source	+ v -	$i(t) = i_s(t)$
Dependent	VCVS	+ v -	$\mathbf{v}(t) = \alpha \mathbf{v}_c(t)$
	VCCS	+ v -	$i(t) = g v_c(t)$
	CCVS	+ v -	$v(t)=ri_c(t)$
	CCCS	+ v -	$i(t) = \beta i_c(t)$

- * α , β : dimensionless, r: Ω , g: Ω^{-1} or \mho ("mho")
- * The subscript 'c' denotes the controlling voltage or current.

メロト メタト メヨト メヨト 三日

Instantaneous power absorbed by an element



$P(t) = V_1(t) i_1(t) + V_2(t) i_2(t) + \cdots + V_N(t) i_N(t),$

where V_1 , V_2 , etc. are "node voltages" (measured with respect to a reference node).



Instantaneous power absorbed by an element



$P(t) = V_1(t) i_1(t) + V_2(t) i_2(t) + \cdots + V_N(t) i_N(t),$

where V_1 , V_2 , etc. are "node voltages" (measured with respect to a reference node).

* two-terminal element:

$$+$$
 v $-$
V₁ \leftarrow V₂ \downarrow V₂

$$P = V_1 i_1 + V_2 i_2$$

= $V_1 i_1 + V_2 (-i_1)$
= $[V_1 - V_2] i_1 = v i_1$

・ロト ・日下・ ・ ヨト・

M. B. Patil, IIT Bombay

Instantaneous power absorbed by an element



$P(t) = V_1(t) i_1(t) + V_2(t) i_2(t) + \cdots + V_N(t) i_N(t),$

where V_1 , V_2 , etc. are "node voltages" (measured with respect to a reference node).

* two-terminal element:

$$V_1 \leftarrow V_1 \leftarrow V_2$$

* three-terminal element:



$$P = V_1 i_1 + V_2 i_2$$

= $V_1 i_1 + V_2 (-i_1)$
= $[V_1 - V_2] i_1 = v i_1$

$$P = V_B i_B + V_C i_C + V_E (-i_E) = V_B i_B + V_C i_C - V_E (i_B + i_C) = (V_B - V_E) i_B + (V_C - V_E) i_C = V_{BE} i_B + V_{CE} i_E$$

< ロ > < 部 > < 注 > <</p>

M. B. Patil, IIT Bombay

* A resistor can only *absorb* power (from the circuit) since v and i have the same sign, making P > 0. The energy "absorbed" by a resistor goes in heating the resistor and the rest of the world.



- * A resistor can only *absorb* power (from the circuit) since v and i have the same sign, making P > 0. The energy "absorbed" by a resistor goes in heating the resistor and the rest of the world.
- * Often, a "heat sink" is provided to dissipate the thermal energy effectively so that the device temperature does not become too high.



- * A resistor can only *absorb* power (from the circuit) since v and i have the same sign, making P > 0. The energy "absorbed" by a resistor goes in heating the resistor and the rest of the world.
- * Often, a "heat sink" is provided to dissipate the thermal energy effectively so that the device temperature does not become too high.
- * A source (e.g., a DC voltage source) can absorb *or* deliver power since the signs of *v* and *i* are independent. For example, when a battery is charged, it absorbs energy which gets stored within.

イロト イヨト イヨト イヨト

- * A resistor can only *absorb* power (from the circuit) since v and i have the same sign, making P > 0. The energy "absorbed" by a resistor goes in heating the resistor and the rest of the world.
- * Often, a "heat sink" is provided to dissipate the thermal energy effectively so that the device temperature does not become too high.
- * A source (e.g., a DC voltage source) can absorb *or* deliver power since the signs of *v* and *i* are independent. For example, when a battery is charged, it absorbs energy which gets stored within.
- * A capacitor can absorb or deliver power. When it is absorbing power, its charge builds up. Similarly, an inductor can store energy (in the form of magnetic flux).

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト ・ヨト







 $v_1 = i R_1, v_2 = i R_2, v_3 = i R_3, \Rightarrow v = v_1 + v_2 + v_3 = i (R_1 + R_2 + R_3)$



$$v_1 = i R_1, v_2 = i R_2, v_3 = i R_3, \Rightarrow v = v_1 + v_2 + v_3 = i (R_1 + R_2 + R_3)$$

* The equivalent resistance is $R_{eq} = R_1 + R_2 + R_3$.

M. B. Patil, IIT Bombay



M. B. Patil, IIT Bombay

 $v_1 = i R_1, v_2 = i R_2, v_3 = i R_3, \Rightarrow v = v_1 + v_2 + v_3 = i (R_1 + R_2 + R_3)$

- * The equivalent resistance is $R_{eq} = R_1 + R_2 + R_3$.
- * The voltage drop across R_k is $v imes \frac{R_k}{R_{eq}}$.







 $i_1 = G_1 v$, $i_2 = G_2 v$, $i_3 = G_3 v$, where $G_1 = 1/R_1$, etc. $\Rightarrow i = i_1 + i_2 + i_3 = (G_1 + G_2 + G_3) v$.





$$\begin{split} &i_1 = G_1 \; v, \; i_2 = G_2 \; v, \; i_3 = G_3 \; v, \; \text{where} \; G_1 = 1/R_1, \; \text{etc.} \\ &\Rightarrow i = i_1 + i_2 + i_3 = \left(G_1 + G_2 + G_3\right) v \, . \end{split}$$

* The equivalent conductance is $G_{eq} = G_1 + G_2 + G_3$, and the equivalent resistance is $R_{eq} = 1/G_{eq}$.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト



$$\begin{split} &i_1 = G_1 \; v, \; i_2 = G_2 \; v, \; i_3 = G_3 \; v, \; \text{where} \; G_1 = 1/R_1, \; \text{etc.} \\ &\Rightarrow i = i_1 + i_2 + i_3 = \left(G_1 + G_2 + G_3\right) v \, . \end{split}$$

* The equivalent conductance is $G_{eq} = G_1 + G_2 + G_3$, and the equivalent resistance is $R_{eq} = 1/G_{eq}$.

・ロト ・日下・ ・ ヨト・

M. B. Patil, IIT Bombay

* The current through
$$R_k$$
 is $i \times \frac{G_k}{G_{eq}}$.



$$i_1 = G_1 v, i_2 = G_2 v, i_3 = G_3 v$$
, where $G_1 = 1/R_1$, etc.
 $\Rightarrow i = i_1 + i_2 + i_3 = (G_1 + G_2 + G_3) v$.

* The equivalent conductance is $G_{eq} = G_1 + G_2 + G_3$, and the equivalent resistance is $R_{eq} = 1/G_{eq}$.

* The current through
$$R_k$$
 is $i imes rac{G_k}{G_{eq}}$.

* If N = 2, we have

$$R_{eq} = rac{R_1 R_2}{R_1 + R_2}, \ i_1 = i imes rac{R_2}{R_1 + R_2}, \ i_2 = i imes rac{R_1}{R_1 + R_2}.$$

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト



$$i_1 = G_1 v, i_2 = G_2 v, i_3 = G_3 v$$
, where $G_1 = 1/R_1$, etc.
 $\Rightarrow i = i_1 + i_2 + i_3 = (G_1 + G_2 + G_3) v$.

* The equivalent conductance is $G_{eq} = G_1 + G_2 + G_3$, and the equivalent resistance is $R_{eq} = 1/G_{eq}$.

* The current through
$$R_k$$
 is $i imes rac{G_k}{G_{eq}}$.

* If N = 2, we have

$$R_{eq} = rac{R_1 R_2}{R_1 + R_2}, \ i_1 = i imes rac{R_2}{R_1 + R_2}, \ i_2 = i imes rac{R_1}{R_1 + R_2}.$$

* If $R_k = 0$, all of the current will go through R_k .

M. B. Patil, IIT Bombay

<ロ> <同> <同> <目> <





▲□ → ▲圖 → ▲ 国 → ▲ 国 → ▲ 国 →



・ロト ・回ト ・モト ・モト

E







◆□ > ◆□ > ◆三 > ◆三 > ● ● ●

(c)



・ロト ・回ト ・モト ・モト

E



◆□ > ◆□ > ◆臣 > ◆臣 > ● 臣 = のへの



・ロト ・回 ・ ・ ヨト ・

문 문 문



M. B. Patil, IIT Bombay

・ロト ・日ト ・日


・ロト ・回ト ・ヨト

M. B. Patil, IIT Bombay

Home work:

* Verify that KCL and KVL are satisfied for each node/loop.



Home work:

- * Verify that KCL and KVL are satisfied for each node/loop.
- Verify that the total power absorbed by the resistors is equal to the power supplied by the source.





* Take some node as the "reference node" and denote the node voltages of the remaining nodes by V_1 , V_2 , etc.







* Take some node as the "reference node" and denote the node voltages of the remaining nodes by V_1 , V_2 , etc.

・ロト ・日下・ ・ ヨト

M. B. Patil, IIT Bombay

* Write KCL at each node in terms of the node voltages. Follow a fixed convention, e.g., current *leaving* a node is *positive*.



- * Take some node as the "reference node" and denote the node voltages of the remaining nodes by V_1 , V_2 , etc.
- Write KCL at each node in terms of the node voltages. Follow a fixed convention, e.g., current leaving a node is positive.

$$\begin{split} &\frac{1}{R_1}(V_1-V_2)-I_0-k\left(V_2-V_3\right)=0\,,\\ &\frac{1}{R_1}(V_2-V_1)+\frac{1}{R_3}(V_2-V_3)+\frac{1}{R_2}(V_2)=0\,,\\ &k\left(V_2-V_3\right)+\frac{1}{R_3}(V_3-V_2)+\frac{1}{R_4}(V_3)=0\,. \end{split}$$

・ロト ・日下・ ・ ヨト



- * Take some node as the "reference node" and denote the node voltages of the remaining nodes by V_1 , V_2 , etc.
- Write KCL at each node in terms of the node voltages. Follow a fixed convention, e.g., current leaving a node is positive.

$$\frac{1}{R_1}(V_1 - V_2) - I_0 - k(V_2 - V_3) = 0,$$

$$\frac{1}{R_1}(V_2 - V_1) + \frac{1}{R_3}(V_2 - V_3) + \frac{1}{R_2}(V_2) = 0,$$

$$k(V_2 - V_3) + \frac{1}{R_3}(V_3 - V_2) + \frac{1}{R_4}(V_3) = 0.$$

* Solve for the node voltages \rightarrow branch voltages and currents.



- * Take some node as the "reference node" and denote the node voltages of the remaining nodes by V_1 , V_2 , etc.
- * Write KCL at each node in terms of the node voltages. Follow a fixed convention, e.g., current *leaving* a node is *positive*.

$$\frac{1}{R_1}(V_1 - V_2) - I_0 - k(V_2 - V_3) = 0,$$

$$\frac{1}{R_1}(V_2 - V_1) + \frac{1}{R_3}(V_2 - V_3) + \frac{1}{R_2}(V_2) = 0,$$

$$k(V_2 - V_3) + \frac{1}{R_3}(V_3 - V_2) + \frac{1}{R_4}(V_3) = 0.$$

- * Solve for the node voltages \rightarrow branch voltages and currents.
- * Remark: Nodal analysis needs to be modified if there are voltage sources.







* Write KVL for each loop in terms of the "mesh currents" i_1 and i_2 . Use a fixed convention, e.g., voltage drop is positive. (Note that $i_5 = i_1 - i_2$.)



・ロト ・日下・ ・ ヨト・



* Write KVL for each loop in terms of the "mesh currents" i_1 and i_2 . Use a fixed convention, e.g., voltage drop is positive. (Note that $i_5 = i_1 - i_2$.)

$$-V_s + i_1 R_1 + (i_1 - i_2) R_3 = 0,$$

$$R_2 i_2 + r_1 (i_1 - i_2) + (i_2 - i_1) R_3 = 0.$$



・ロト ・日下・ ・ ヨト・



* Write KVL for each loop in terms of the "mesh currents" i_1 and i_2 . Use a fixed convention, e.g., voltage drop is positive. (Note that $i_s = i_1 - i_2$.)

$$-V_s + i_1 R_1 + (i_1 - i_2) R_3 = 0,$$

$$R_2 i_2 + r_1 (i_1 - i_2) + (i_2 - i_1) R_3 = 0.$$

* Solve for i_1 and $i_2 \rightarrow$ compute other quantities of interest (branch currents and branch voltages).

イロト イヨト イヨト イヨト

* A circuit containing independent sources, dependent sources, and resistors is *linear*, i.e., the system of equations describing the circuit is linear.



- * A circuit containing independent sources, dependent sources, and resistors is *linear*, i.e., the system of equations describing the circuit is linear.
- * The dependent sources are assumed to be linear, e.g., if we have a CCVS with $v = a i_c^2 + b$, the resulting system will be no longer linear.



イロト イヨト イヨト イヨト

- * A circuit containing independent sources, dependent sources, and resistors is *linear*, i.e., the system of equations describing the circuit is linear.
- * The dependent sources are assumed to be linear, e.g., if we have a CCVS with $v = a i_c^2 + b$, the resulting system will be no longer linear.
- * For a linear system, we can apply the principle of superposition.



- * A circuit containing independent sources, dependent sources, and resistors is *linear*, i.e., the system of equations describing the circuit is linear.
- * The dependent sources are assumed to be linear, e.g., if we have a CCVS with $v = a i_c^2 + b$, the resulting system will be no longer linear.
- * For a linear system, we can apply the principle of superposition.
- * In the context of circuits, superposition enables us to consider the *independent* sources one at a time, compute the desired quantity of interest in each case, and get the net result by adding the individual contributions.

・ロト ・回ト ・ヨト ・ヨト

- * A circuit containing independent sources, dependent sources, and resistors is *linear*, i.e., the system of equations describing the circuit is linear.
- * The dependent sources are assumed to be linear, e.g., if we have a CCVS with $v = a i_c^2 + b$, the resulting system will be no longer linear.
- * For a linear system, we can apply the principle of superposition.
- * In the context of circuits, superposition enables us to consider the *independent* sources one at a time, compute the desired quantity of interest in each case, and get the net result by adding the individual contributions.
- * Caution: Superposition cannot be applied to dependent sources.

 * Superposition refers to superposition of response due to *independent* sources.



- * Superposition refers to superposition of response due to *independent* sources.
- * We can consider one independent source at a time, deactivate all other independent sources.



- * Superposition refers to superposition of response due to *independent* sources.
- * We can consider one independent source at a time, deactivate all other independent sources.
- * Deactivating a current source \Rightarrow $i_s = 0$, i.e., replace the current source with an open circuit.



- * Superposition refers to superposition of response due to *independent* sources.
- * We can consider one independent source at a time, deactivate all other independent sources.
- * Deactivating a current source $\Rightarrow i_s = 0$, i.e., replace the current source with an open circuit.
- * Deactivating a voltage source $\Rightarrow v_s = 0$, i.e., replace the voltage source with a short circuit.

・ロン ・回 と ・ ヨン ・ モン





(ロ) (同) (目) (日) (日) (の)



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで



◆□ > ◆□ > ◆三 > ◆三 > ・ 三 ・ のへで



▲□▶ ▲□▶ ▲目▶ ▲目▶ 目 のへで



M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト





Case 1: Keep V_s, deactivate I_s.





・ロト ・回ト ・ヨト ・ヨト

E

Case 1: Keep V_s, deactivate I_s.





・ロン ・回 と ・ ヨン ・ ヨン

Э

Case 1: Keep V_s, deactivate I_s.





イロト イヨト イヨト イヨト

Э

Case 2: Keep I_s , deactivate V_s .



Case 1: Keep V_s, deactivate I_s.





Case 2: Keep I_s , deactivate V_s .



▲□▶ ▲□▶ ▲目▶ ▲目▶ 目 のへで

Case 1: Keep V_s, deactivate I_s.



M. B. Patil, IIT Bombay

・ロト ・日 ・ ・ ヨト

Superposition: Why does it work?





Superposition: Why does it work?



KCL at nodes A and B:

$$\begin{aligned} \frac{1}{R_1}(V_1-V_s) + \frac{1}{R_2}V_1 + \frac{1}{R_3}(V_1-V_2) &= 0, \\ -l_s + \frac{1}{R_3}(V_2-V_1) &= 0. \end{aligned}$$

M. B. Patil, IIT Bombay

 $\Xi \rightarrow$

・ロト ・回ト ・ヨト・



KCL at nodes A and B:

$$\frac{1}{R_1}(V_1 - V_s) + \frac{1}{R_2}V_1 + \frac{1}{R_3}(V_1 - V_2) = 0,$$

$$-I_s + \frac{1}{R_3}(V_2 - V_1) = 0.$$

Writing in a matrix form, we get (using $G_1 = 1/R_1$, etc.),

$$\begin{bmatrix} G_1 + G_2 + G_3 & -G_3 \\ -G_3 & G_3 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} G_1 V_s \\ I_s \end{bmatrix}$$

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト


KCL at nodes A and B:

$$\begin{split} \frac{1}{R_1}(V_1-V_s) + \frac{1}{R_2}V_1 + \frac{1}{R_3}(V_1-V_2) &= 0\,,\\ -I_s + \frac{1}{R_3}(V_2-V_1) &= 0\,. \end{split}$$

Writing in a matrix form, we get (using $G_1 = 1/R_1$, etc.),

$$\begin{bmatrix} G_1 + G_2 + G_3 & -G_3 \\ -G_3 & G_3 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} G_1 V_s \\ I_s \end{bmatrix}$$

i.e., $\mathbf{A} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} G_1 V_s \\ I_s \end{bmatrix} \rightarrow \begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \mathbf{A}^{-1} \begin{bmatrix} G_1 V_s \\ I_s \end{bmatrix}$

M. B. Patil, IIT Bombay

・ロト ・日下・ ・ ヨト

Superposition: Why does it work?



 $\left[\begin{array}{c} V_1 \\ V_2 \end{array} \right] = \mathbf{A}^{-1} \left[\begin{array}{c} G_1 V_s \\ I_s \end{array} \right] \equiv \left[\begin{array}{c} m_{11} & m_{12} \\ m_{21} & m_{22} \end{array} \right] \left[\begin{array}{c} G_1 V_s \\ I_s \end{array} \right] \, .$



Superposition: Why does it work?



$$\left[\begin{array}{c} V_1\\ V_2\end{array}\right] = \mathbf{A}^{-1} \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \equiv \left[\begin{array}{c} m_{11} & m_{12}\\ m_{21} & m_{22}\end{array}\right] \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \,.$$

We are now in a position to see why superposition works.

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} V_s \\ 0 \end{bmatrix} + \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} 0 \\ I_s \end{bmatrix} \equiv \begin{bmatrix} V_1^{(1)} \\ V_2^{(1)} \end{bmatrix} + \begin{bmatrix} V_1^{(2)} \\ V_2^{(2)} \end{bmatrix}.$$

M. B. Patil, IIT Bombay

э

・ロト ・回ト ・ヨト



$$\left[\begin{array}{c} V_1\\ V_2\end{array}\right] = \mathbf{A}^{-1} \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \equiv \left[\begin{array}{c} m_{11} & m_{12}\\ m_{21} & m_{22}\end{array}\right] \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \,.$$

We are now in a position to see why superposition works.

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} V_s \\ 0 \end{bmatrix} + \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} 0 \\ I_s \end{bmatrix} \equiv \begin{bmatrix} V_1^{(1)} \\ V_2^{(1)} \end{bmatrix} + \begin{bmatrix} V_1^{(2)} \\ V_2^{(2)} \end{bmatrix}.$$

The first vector is the response due to V_s alone (and I_s deactivated). The second vector is the response due to I_s alone (and V_s deactivated).

M. B. Patil, IIT Bombay

Image: A match a ma



$$\left[\begin{array}{c} V_1\\ V_2\end{array}\right] = \mathbf{A}^{-1} \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \equiv \left[\begin{array}{c} m_{11} & m_{12}\\ m_{21} & m_{22}\end{array}\right] \left[\begin{array}{c} G_1 V_s\\ I_s\end{array}\right] \,.$$

We are now in a position to see why superposition works.

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} V_s \\ 0 \end{bmatrix} + \begin{bmatrix} m_{11}G_1 & m_{12} \\ m_{21}G_1 & m_{22} \end{bmatrix} \begin{bmatrix} 0 \\ I_s \end{bmatrix} \equiv \begin{bmatrix} V_1^{(1)} \\ V_2^{(1)} \end{bmatrix} + \begin{bmatrix} V_1^{(2)} \\ V_2^{(2)} \end{bmatrix}.$$

The first vector is the response due to V_s alone (and I_s deactivated).

The second vector is the response due to I_s alone (and V_s deactivated).

All other currents and voltages are linearly related to V_1 and V_2

 \Rightarrow Any voltage (node voltage or branch voltage) or current can also be computed using superposition.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト











* V_{Th} is simply V_{AB} when nothing is connected on the other side, i.e., $V_{Th} = V_{oc}$.



* V_{Th} is simply V_{AB} when nothing is connected on the other side, i.e., $V_{Th} = V_{oc}$.

・ロト ・回ト ・ヨト

M. B. Patil, IIT Bombay

* R_{Th} can be found by different methods.

Method 1:



* Deactivate all *independent* sources.

Method 1:



* Deactivate all *independent* sources.

イロト イヨト イヨト イヨト

Э

Method 1:



- * Deactivate all *independent* sources.
- * R_{Th} can often be found by inspection.

イロト イヨト イヨト イヨト

Э

Method 1:



(日) (部) (注) (注) (注)

- * Deactivate all *independent* sources.
- * R_{Th} can often be found by inspection.
- * *R*_{Th} may be found by connecting a *test* source.

Method 1:



・ロト ・回 ・ ・ ヨ ・ ・

-

M. B. Patil, IIT Bombay

- * Deactivate all *independent* sources.
- * R_{Th} can often be found by inspection.
- * *R*_{Th} may be found by connecting a *test* source.

Method 2:



* Find Voc.

Method 2:



- * Find Voc.
- * Find Isc.

Method 2:



- * Find Voc.
- * Find Isc.

*
$$R_{Th} = \frac{V_{oc}}{I_{sc}}$$
.

Method 2:



▲口 > ▲御 > ▲ 臣 > ▲ 臣 > ― 臣

M. B. Patil, IIT Bombay

- * Find Voc.
- * Find Isc.
- * $R_{Th} = \frac{V_{oc}}{I_{sc}}$.
- * Note: Sources are *not* deactivated.



★ロト ★課 と ★注 と ★注 と 一注







▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ 三臣 - 釣�?





$$V_{\rm oc} = 9 \,\mathrm{V} \times \frac{5 \,\mathrm{M}}{6 \,\Omega + 3 \,\Omega}$$
$$= 9 \,\mathrm{V} \times \frac{1}{3} = 3 \,\mathrm{V}$$



◆□ > ◆□ > ◆臣 > ◆臣 > 善臣 - のへで



◆□> ◆□> ◆□> ◆□> ◆□> ◆□> ◆□>



M. B. Patil, IIT Bombay







* Power "transferred" to load is, $P_L = i_L^2 R_L$.

メロト メタト メヨト メヨト 三日



- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?

イロン イヨン イヨン イヨン

3



- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?

イロト イヨト イヨト イヨト

3

* Replace the black box with its Thevenin equivalent.





- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?

イロト イヨト イヨト イヨト

Э

* Replace the black box with its Thevenin equivalent.





- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?
- * Replace the black box with its Thevenin equivalent.

*
$$i_L = \frac{V_{Th}}{R_{Th} + R_L},$$

 $P_L = V_{Th}^2 \times \frac{R_L}{(R_{Th} + R_L)^2}.$

イロト イヨト イヨト イヨト

Э





- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?
- * Replace the black box with its Thevenin equivalent.

*
$$i_{L} = \frac{V_{Th}}{R_{Th} + R_{L}},$$

 $P_{L} = V_{Th}^{2} \times \frac{R_{L}}{(R_{Th} + R_{L})^{2}}.$
* For $\frac{dP_{L}}{dR_{L}} = 0$, we need
 $\frac{(R_{Th} + R_{L})^{2} - R_{L} \times 2(R_{Th} + R_{L})}{(R_{Th} + R_{L})^{4}} = 0,$
i.e., $R_{Th} + R_{L} = 2R_{L} \Rightarrow R_{L} = R_{Th}.$



- * Power "transferred" to load is, $P_L = i_L^2 R_L$.
- * For a given black box, what is the value of *R*_L for which *P*_L is maximum?
- * Replace the black box with its Thevenin equivalent.

*
$$i_{L} = \frac{V_{Th}}{R_{Th} + R_{L}},$$

 $P_{L} = V_{Th}^{2} \times \frac{R_{L}}{(R_{Th} + R_{L})^{2}}.$
* For $\frac{dP_{L}}{dR_{L}} = 0$, we need
 $\frac{(R_{Th} + R_{L})^{2} - R_{L} \times 2(R_{Th} + R_{L})}{(R_{Th} + R_{L})^{4}} = 0,$
i.e., $R_{Th} + R_{L} = 2R_{L} \Rightarrow R_{L} = R_{Th}.$

・ロト ・回ト ・ヨト

-

Maximum power transfer: example

イロト イヨト イヨト イヨト

Э

Find R_L for which P_L is maximum.



Maximum power transfer: example

イロト イヨト イヨト イヨト

E

Find R_L for which P_L is maximum.



Maximum power transfer: example

Find R_L for which P_L is maximum.



イロト イヨト イヨト イヨト

Э
Find R_L for which P_L is maximum.





イロト イヨト イヨト イヨト

3

Find R_L for which P_L is maximum.



 2Ω

2A

• B

~~~

 $R_3$ 

Find  $R_L$  for which  $P_L$  is maximum.



2 A

• B

Find  $R_L$  for which  $P_L$  is maximum.



Find R<sub>L</sub> for which P<sub>L</sub> is maximum.



▲ロト ▲園ト ▲ヨト ▲ヨト 三ヨー のへで

Find RL for which PL is maximum.





メロト メタト メヨト メヨト 三日







イロト イヨト イヨト イヨト

Э







イロト イポト イヨト イヨト

Э











・ロト ・回ト ・ヨト ・ヨト

Э



・ロト ・回ト ・ヨト ・

문 🛌 문







 $R_{Th}$ :







Note: i = 0 (since there is no return path).

$$\begin{split} V_{AB} &= V_A - V_B \\ &= (V_A - V_C) + (V_C - V_B) \\ &= V_{AC} + V_{CB} \\ &= 24\,V + 36\,V = 60\,V \end{split}$$

(ロ) (部) (注) (注) (注) (の)



 $R_{Th}$ :







Note: i = 0 (since there is no return path).

$$\begin{split} V_{AB} &= V_A - V_B \\ &= (V_A - V_C) + (V_C - V_B) \\ &= V_{AC} + V_{CB} \\ &= 24\,V + 36\,V = 60\,V \end{split}$$

$$\begin{split} V_{Th} &= 60\,V\\ R_{Th} &= 7\,\Omega \end{split}$$

◆□▶ ◆□▶ ◆三▶ ◆三▶ ● 三 つへの



R<sub>Th</sub>:







Note: i = 0 (since there is no return path).

A B > 
 A
 B > 
 A
 B
 A
 B
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

$$V_{AB} = V_A - V_B$$

$$= (V_A - V_C) + (V_C - V_B)$$

$$= V_{AC} + V_{CB}$$

$$= 24 V + 36 V = 60 V$$

$$V_{Th} = 60 V$$

$$R_{Th} = 7 \Omega$$

$$7 \Omega$$

M. B. Patil, IIT Bombay

60 V

SEQUEL file: ee101\_thevenin\_1.sqproj



イロト イヨト イヨト イヨト

E

SEQUEL file: ee101\_thevenin\_1.sqproj



Connect a voltage source between A and B.

Plot i versus v.



イロト イポト イヨト イヨト

э

 $V_{oc} = intercept$  on the v-axis.

 $I_{sc} = intercept$  on the i-axis.

SEQUEL file: ee101\_thevenin\_1.sqproj



Connect a voltage source between A and B.

Plot i versus v.



 $V_{oc} = intercept$  on the v-axis.





SEQUEL file: ee101\_thevenin\_1.sqproj



Connect a voltage source between A and B.

Plot i versus v.



 $V_{oc}\,{=}\,intercept$  on the v-axis.





$$\mathsf{R}_{\mathsf{Th}} = \mathsf{V}_{\mathsf{sc}}/\mathsf{I}_{\mathsf{sc}} = 7~\Omega$$

<□> <□> <□> <□> <=> <=> <=> <0,00

SEQUEL file: ee101\_thevenin\_1.sqproj



Connect a voltage source between A and B.

Plot i versus v.



 $V_{oc}\,{=}\,intercept$  on the v-axis.

 $I_{sc}\,{=}\,intercept$  on the i-axis.



M. B. Patil, IIT Bombay



◆□ > ◆母 > ◆臣 > ◆臣 > ─臣 ─のへで



★ロト ★課 と ★注 と ★注 と 一注



\* Consider the open circuit case.

★ロト ★課 と ★注 と ★注 と 一注



\* Consider the open circuit case.

Thevenin circuit:  $V_{AB} = V_{Th}$ .

▲□▶ ▲□▶ ▲目▶ ▲目▶ 目 のへで



\* Consider the open circuit case.

The venin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .

メロト メタト メヨト メヨト 三日



\* Consider the open circuit case.

Thevenin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .  $\Rightarrow V_{Th} = I_N R_N$ .

メロト メタト メヨト メヨト 三日



イロト イヨト イヨト イヨト

- \* Consider the open circuit case.
  - Thevenin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .  $\Rightarrow V_{Th} = I_N R_N$ .
- \* Consider the short circuit case.



イロト イヨト イヨト イヨト

- \* Consider the open circuit case.
  - Thevenin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .  $\Rightarrow V_{Th} = I_N R_N$ .
- \* Consider the short circuit case.

Thevenin circuit:  $I_{sc} = V_{Th}/R_{Th}$ .



イロト イヨト イヨト イヨト

\* Consider the open circuit case.

Thevenin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .  $\Rightarrow V_{Th} = I_N R_N$ .

\* Consider the short circuit case.

The venin circuit:  $I_{sc} = V_{Th}/R_{Th}$ . Norton circuit:  $I_{sc} = I_N$ .



・ロト ・日下・ ・ ヨト

M. B. Patil, IIT Bombay

\* Consider the open circuit case.

Thevenin circuit:  $V_{AB} = V_{Th}$ . Norton circuit:  $V_{AB} = I_N R_N$ .  $\Rightarrow V_{Th} = I_N R_N$ .

\* Consider the short circuit case.

Thevenin circuit:  $I_{sc} = V_{Th}/R_{Th}$ . Norton circuit:  $I_{sc} = I_N$ .  $\Rightarrow R_{Th} = R_N$ .











(ロ) (部) (E) (E) (E)





æ





В

M. B. Patil, IIT Bombay

æ

▲□ > ▲圖 > ▲屋 >



3

M. B. Patil, IIT Bombay

・ロ・・ 日本・ ・ 田 ・ ・

Home work:

\* Find *i* by superposition and compare.
Example



Home work:

- \* Find *i* by superposition and compare.
- \* Compute the power absorbed by each element, and verify that  $\sum P_i = 0$ .

(日) (四) (日) (日) (日)

M. B. Patil, IIT Bombay