

RISC Architecture

Single Cycle Implementation

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

Computer Organization & Architecture



Lecture 11 (09 April 2013)

CADSL

Example Processor MIPS subset

MIPS Instruction – Subset

❖ Arithmetic and Logical Instructions

➤ add, sub, or, and, slt

❖ Memory reference Instructions

➤ lw, sw

❖ Branch

➤ beq, j



Instruction Format


- ❖ simple instructions, all 32 bits wide
- ❖ very structured, no unnecessary baggage
- ❖ only three instruction formats

R	op	rs1	rs2	rd	shmt	funct
I	op	rs1	rd	16 bit address/data		
J	op	26 bit address				


- ❖ rely on compiler to achieve performance




Processor Architecture




How Does It Run?





Control Logic



Control Logic: Truth Table

Instr type	Inputs: instr. opcode bits						Outputs: control signals									
	31	30	29	28	27	26	RegDst	Jump	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALOp1	ALOp2
R	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0
lw	1	0	0	0	1	1	0	0	1	1	1	1	0	0	0	0
sw	1	0	1	0	1	1	X	0	1	X	0	0	1	0	0	0
beq	0	0	0	1	0	0	X	0	0	X	0	0	0	1	0	1
j	0	0	0	0	1	0	X	1	X	X	X	X	X	X	X	X



How Long Does It Take?

- Assume control logic is fast and does not affect the critical timing. Major time delay components are ALU, memory read/write, and register read/write.
- Arithmetic-type (R-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - Register write 1ns
 - **Total 6ns**



Time for lw and sw (I-Types)

- ALU (R-type) 6ns
- Load word (I-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - Get data (mem. Read) 2ns
 - Register write 1ns
 - **Total 8ns**
- **Store word (no register write) 7ns**



Time for beq (I-Type)

- ALU (R-type) 6ns
- Load word (I-type) 8ns
- Store word (I-type) 7ns
- Branch on equal (I-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - **Total 5ns**



Time for Jump (J-Type)

- ALU (R-type) 6ns
- Load word (I-type) 8ns
- Store word (I-type) 7ns
- Branch on equal (I-type) 5ns
- Jump (J-type)
 - Fetch (memory read) 2ns
 - **Total** 2ns




How Fast Can the Clock Be?


- If every instruction is executed in one clock cycle, then:
 - Clock period must be at least $8ns$ to perform the longest instruction, i.e., $1/w$.
 - This is a single cycle machine.
 - It is slower because many instructions take less than $8ns$ but are still allowed that much time.
- Method of speeding up: **Use multicycle datapath.**




A Single Cycle Example



A Multicycle Implementation



Multicycle Datapath




Multicycle Datapath Requirements

- Only one ALU, since it can be reused.
- Single memory for instructions and data.
- Five registers added:
 - Instruction register (IR)
 - Memory data register (MDR)
 - Three ALU registers, A and B for inputs and ALUOut for output



Multicycle Datapath



3 to 5 Cycles for an Instruction

Step	R-type (4 cycles)	Mem. Ref. (4 or 5 cycles)	Branch type (3 cycles)	J-type (3 cycles)
Instruction fetch	$IR \leftarrow \text{Memory}[PC]; PC \leftarrow PC+4$			
Instr. decode/ Reg. fetch	$A \leftarrow \text{Reg}(IR[21-25]); B \leftarrow \text{Reg}(IR[16-20])$ $ALUOut \leftarrow PC + (\text{sign extend } IR[0-15]) \ll 2$			
Execution, addr. Comp., branch & jump completion	$ALUOut \leftarrow$ $A \text{ op } B$	$ALUOut \leftarrow$ $A + \text{sign extend}$ $(IR[0-15])$	If $(A = B)$ then $PC \leftarrow ALUOut$	$PC \leftarrow PC[28-31]$ $(IR[0-25] \ll 2)$
Mem. Access or R-type completion	$\text{Reg}(IR[11-15]) \leftarrow$ $ALUOut$	$MDR \leftarrow M[ALUOut]$ or $M[ALUOut] \leftarrow B$		
Memory read completion		$\text{Reg}(IR[16-20]) \leftarrow$ MDR		




Cycle 1 of 5: Instruction Fetch (IF)

- Read instruction into IR, $M[PC] \rightarrow IR$
 - Control signals used:
 - » `lorD` = 0 select PC
 - » `MemRead` = 1 read memory
 - » `IRWrite` = 1 write IR
- Increment PC, $PC + 4 \rightarrow PC$
 - Control signals used:
 - » `ALUSrcA` = 0 select PC into ALU
 - » `ALUSrcB` = 01 select constant 4
 - » `ALUOp` = 00 ALU adds
 - » `PCSource` = 00 select ALU output
 - » `PCWrite` = 1 write PC



Cycle 2 of 5: Instruction Decode (ID)



- Control unit decodes instruction
- Datapath prepares for execution
 - R and I types, reg 1 → A reg, reg 2 → B reg
 - » No control signals needed
 - Branch type, compute branch address in ALUOut
 - » ALUSrcA = 0 select PC into ALU
 - » ALUSrcB = 11 Instr. Bits 0-15 shift 2 into ALU
 - » ALUOp = 00 ALU adds



Cycle 3 of 5: Execute (EX)

- R type: execute function on reg A and reg B, result in ALUOut
 - Control signals used:
 - » ALUSrcA = 1 A reg into ALU
 - » ALUsrcB = 00 B reg into ALU
 - » ALUOp = 10 instr. Bits 0-5 control ALU
- I type, lw or sw: compute memory address in ALUOut \leftarrow A reg + sign extend IR[0-15]
 - Control signals used:
 - » ALUSrcA = 1 A reg into ALU
 - » ALUSrcB = 10 Instr. Bits 0-15 into ALU
 - » ALUOp = 00 ALU adds



Cycle 3 of 5: Execute (EX)

- I type, beq: subtract reg A and reg B, write ALUOut to PC

- Control signals used:

» ALUSrcA	=	1	A reg into ALU
» ALUsrcB	=	00	B reg into ALU
» ALUOp	=	01	ALU subtracts
» If zero = 1, PCSource	=	01	ALUOut to PC
» If zero = 1, PCwriteCond	=	1	write PC
» Instruction complete, go to IF			

- J type: write jump address to PC \leftarrow IR[0-25] shift 2 and four leading bits of PC

- Control signals used:

» PCSource	=	10	
» PCWrite	=	1	write PC
» Instruction complete, go to IF			



Cycle 4 of 5: Reg Write/Memory

- R type, write destination register from ALUOut
 - Control signals used:
 - » **RegDst** = 1 Instr. Bits 11-15 specify reg.
 - » **MemtoReg** = 0 ALUOut into reg.
 - » **RegWrite** = 1 write register
 - » **Instruction complete, go to IF**
- I type, lw: read M[ALUOut] into MDR
 - Control signals used:
 - » **lorD** = 1 select ALUOut into mem adr.
 - » **MemRead** = 1 read memory to MDR
- I type, sw: write M[ALUOut] from B reg
 - Control signals used:
 - » **lorD** = 1 select ALUOut into mem adr.
 - » **MemWrite** = 1 write memory
 - » **Instruction complete, go to IF**



Cycle 5 of 5: Reg Write

- I type, lw: write MDR to reg[IR(16-20)]
 - Control signals used:
 - » RegDst = 0 instr. Bits 16-20 are write reg
 - » MemtoReg = 1 MDR to reg file write input
 - » RegWrite = 1 read memory to MDR
 - » **Instruction complete, go to IF**

For an alternative method of designing datapath, see
N. Tredennick, *Microprocessor Logic Design, the Flowchart Method*,
Digital Press, 1987.



Thank You

