RISC Architecture: Pipelining

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

Computer Organization & Architecture



Lecture 15 (23 April 2013)

CADSL

ILP: Instruction Level Parallelism

- Single-cycle and multi-cycle datapaths execute one instruction at a time.
- How can we get better performance?
- Answer: Execute multiple instruction at a time:
 - Pipelining Enhance a multi-cycle datapath to fetch one instruction every cycle.
 - Parallelism Fetch multiple instructions every cycle.



Traffic Flow





Automobile Team Assembly






1 car assembled every four hours6 cars per day180 cars per month2,040 cars per year




Automobile Assembly Line



First car assembled in 4 hours (pipeline latency) thereafter 1 car per hour 21 cars on first day, thereafter 24 cars per day 717 cars per month 8,637 cars per year



Throughput: Team Assembly




Time of assembling one car = n hours

where *n* is the number of nearly equal subtasks, each requiring 1 unit of time

Throughput = 1/n cars per unit time



Throughput: Assembly Line



Time to complete first car = n time units (latency)

Cars completed in time T = T - n + 1

Throughput = 1-(n-1)/T car per unit time

Throughput (assembly line) =
$$\frac{1 - (n-1)/T}{m} = \frac{n(n-1)}{T} \rightarrow n$$

Throughput (team assembly) = $\frac{1 - (n-1)/T}{m} = \frac{n(n-1)}{T} \rightarrow n$





Some Features of Assembly Line

Electrical parts delivered (JIT)

Task 1 1 hour



Task 2 1 hour





Task 4 1 hour

Mechanical

Electrical

Painting

Testing

Stall assembly line to fix the cause of defect

3 cars in the assembly line are suspects, to be removed (flush pipeline)

Defect found



Pipelining in a Computer

- ➤ Divide datapath into nearly equal tasks, to be performed serially and requiring non-overlapping resources.
- Insert registers at task boundaries in the datapath; registers pass the output data from one task as input data to the next task.
- > Synchronize tasks with a clock having a cycle time that just exceeds the time required by the longest task.
- Break each instruction down into a fixed number of tasks so that instructions can be executed in a staggered fashion.



Single-Cycle Datapath

Instruction class	Instr. fetch (IF)	Instr. Decode (also reg. file read) (ID)	Execution (ALU Operation) (EX)	Data access (MEM)	Write Back (Reg. file write) (WB)	Total time
lw	2ns	1ns	2ns	2ns	1ns	8ns
SW	2ns	1ns	2ns	2ns		8ns
R-format add, sub, and, or, slt	2ns	1ns	2ns		1ns	8ns
B-format, beq	2ns	1ns	2ns			8ns

No operation on data; idle time equalizes instruction length to a fixed clock period.



Thank You



