

# RISC Architecture: Pipelining

---

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering  
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

## Computer Organization & Architecture

---




Lecture 17 (30 April 2013)

**CADSL**

# Pipelining of RISC Instructions


---



***Although an instruction takes five clock cycles, one instruction is completed every cycle.***



# Pipeline Registers



# Pipeline Hazards

---

- Definition: *Hazard in a pipeline is a situation in which the next instruction cannot complete execution one clock cycle after completion of the present instruction.*
- Three types of hazards:
  - Structural hazard (resource conflict)
  - Data hazard
  - Control hazard




# Structural Hazard

---

- Two instructions cannot execute due to a **resource conflict**.
- Example: Consider a computer with a common data and instruction memory. The fourth cycle of a *lw* instruction requires memory access (memory read) and at the same time the first cycle of the fourth instruction requires instruction fetch (memory read). This will cause a memory resource conflict.



# Example of Structural Hazard



Nedded by two instructions




# Possible Remedies for Structural Hazards

---

- Provide duplicate hardware resources in datapath.
- Control unit or compiler can insert delays (no-op cycles) between instructions. This is known as pipeline *stall* or *bubble*.



# Stall (Bubble) for Structural Hazard





# Thank You

