RISC Architecture: Pipeline Hazard

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

Computer Organization & Architecture



Lecture 20 (07 May 2013)

CADSL

Ways to Handle Branch


- Stall or bubble
- Delayed branch
- Branch prediction:
 - Heuristics
 - Next instruction
 - Prediction based on statistics (dynamic)
 - Hardware decision (dynamic)
 - Prediction error: pipeline flush





Branch Prediction


- Useful for program loops.
- A one-bit prediction scheme: a one-bit buffer carries a history bit that tells what happened on the last branch instruction
 - History bit = 1, branch was taken
 - History bit = 0, branch was not taken








Branch Prediction





Branch Prediction for a Loop

Execution of Instruction 4



Excedition of matraction 4										
Execu -tion	Old hist.	Next instr.			New hist.	Predi				
seq.	bit	Pred.	1	Act.	bit	ction				
1	0	5	1	2	_ 1	Bad				
2	1	2	2	2	1	Good				
3	1	2	3	2	1	Good				
4	1	2	4	2	1	Good				
5	1	2	5	2	_ 1	Good				
6	1	2	6	2	_ 1	Good				
7	1	2	7	2	_ 1	Good				
8	1	2	8	2	<u> </u>	Good				
9	1	2	9	2	<u> </u>	Good				
10	1	2	10	5	0	Bad				


h.bit = 0 branch not taken, h.bit = 1 branch taken.






Two-Bit Prediction Buffer

Can improve correct prediction statistics.





Branch Prediction for a Loop



Execution of Instruction 4

Execu	Old Pred. Buf	Next instr.			New	Predi
-tion seq.		Pred.	-	Act.	pred. Buf	ction
1	10	2	1	2	11	Good
2	11 🕶	2	2	2	11	Good
3	11 🕶	2	3	2	<u> </u>	Good
4	11	2	4	2	<u> </u>	Good
5	11 🕶	2	5	2	11	Good
6	11 🕶	2	6	2	11	Good
7	11 🕶	2	7	2	11	Good
8	11 ←	2	8	2	<u> </u>	Good
9	11	2	9	2	—11	Good
10	11	2	10	5	10	Bad





Summary: Hazards

Structural hazards

- Cause: resource conflict
- Remedies: (i) hardware resources, (ii) stall (bubble)

Data hazards

- Cause: data unavailability
- Remedies: (i) forwarding, (ii) stall (bubble), (iii) code reordering

Control hazards

- Cause: out-of-sequence execution (branch or jump)
- Remedies: (i) stall (bubble), (ii) branch prediction/pipeline flush,
 (iii) delayed branch/pipeline flush



Single Lane Traffic





Wish List: Expresway







Limits of Pipelining

- IBM RISC Experience
 - Control and data dependences add 15%
 - Best case CPI of 1.15, IPC of 0.87
 - Deeper pipelines (higher frequency) magnify dependence penalties
- This analysis assumes 100% cache hit rates
 - Hit rates approach 100% for some programs
 - Many important programs have much worse hit rates





Processor Performance

$$= \frac{\text{Instructions}}{\text{Program}} \quad X \quad \frac{\text{Cycles}}{\text{Instruction}} \quad X \quad \frac{\text{Time}}{\text{Cycle}}$$
(code size) (CPI) (cycle time)

- In the 1980's (decade of pipelining):
 - CPI: 5.0 => 1.15

05 May 2013

- In the 1990's (decade of superscalar):
 - CPI: 1.15 => 0.5 (best case)
- In the 2000's (decade of multicore):
 - Marginal CPI improvement



Thank You



