Reduced Instruction Set Computer

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

Computer Organization & Architecture



Lecture 7 (26 March 2013)

CADSL


80x86 Instruction Frequency (SPECint92)

Rank	Instruction	Frequency
1	load	22%
2	branch	20%
3	compare	16%
4	store	12%
5	add	8%
6	and	6%
7	sub	5%
8	register move	4%
9	call	1%
10	return	1%
Total		96%





Relative Frequency of Control Instructions






Control instructions (contd.)

- Addressing modes
 - PC-relative addressing (independent of program load & displacements are close by)
 - Requires displacement (how many bits?)
 - Determined via empirical study. [8-16 works!]
 - For procedure returns/indirect jumps/kernel traps, target may not be known at compile time.
 - Jump based on contents of register
 - Useful for switch/(virtual) functions/function ptrs/ dynamically linked libraries etc.




Branch Distances (in terms of number of instructions)







Frequency of Different Types of Compares in Conditional Branches







Encoding an Instruction set

- desire to have as many registers and addressing mode as possible
- the impact of size of register and addressing mode fields on the average instruction size and hence on the average program size
- a desire to have instruction encode into lengths that will be easy to handle in the implementation





Three choice for encoding the instruction set

Operation and	Address	Address	 Address	Address
no. of operands	specifier 1	field 1	specifier	field

(a) Variable (e.g., VAX, Intel 80x86)

Operation	Address	Address	Address
5.20	field 1	field 2	field 3

(b) Fixed (e.g., Alpha, ARM, MIPS, PowerPC, SPARC, SuperH)

Operation	Address	Address
	specifier	field

Operation	Address	Address	Address
4,120	specifier 1	specifier 2	field

Operation	Address	Address	Address	
	specifier	field 1	field 2	

(c) Hybrid (e.g., IBM 360/70, MIPS16, Thumb, TI TMS320C54x)



Thank You



