

RISC Design: Pipeline Hazards

Virendra Singh

Associate Professor

Computer **A**rchitecture and **D**ependable **S**ystems **L**ab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

CP-226: Computer Architecture



Lecture 13 (06 March 2013)

CADSL

Pipelining Idealisms

- Uniform subcomputations
 - Can pipeline into stages with equal delay
 - Balance pipeline stages
- Identical computations
 - Can fill pipeline with identical work
 - Unify instruction types
- Independent computations
 - No relationships between work units
- Are these practical?
 - No, but can get close enough to get significant speedup



Pipeline Hazards

- Definition: *Hazard in a pipeline is a situation in which the next instruction cannot complete execution one clock cycle after completion of the present instruction.*
- Three types of hazards:
 - Structural hazard (resource conflict)
 - Data hazard
 - Control hazard



Control Hazard

- Instruction to be fetched is not known!
- Example: Instruction being executed is branch-type, which will determine the next instruction:

add \$4, \$5, \$6

beq \$1, \$2, 40


next instruction

...

40and \$7, \$8, \$9



Stall on Branch



Why Only One Stall?

- Extra hardware in ID phase:
 - Additional ALU to compute branch address
 - Comparator to generate zero signal
 - Hazard detection unit writes the branch address in PC



Ways to Handle Branch

- Stall or bubble
- Branch prediction:
 - Heuristics
 - Next instruction
 - Prediction based on statistics (dynamic)
 - Hardware decision (dynamic)
 - Prediction error: pipeline flush
- Delayed branch



Delayed Branch Example

- Stall on branch

add \$4, \$5, \$6
beq \$1, \$2, *skip*
next instruction
...

skip or \$7, \$8, \$9

- Delayed branch


beq \$1, \$2, *skip*
add \$4, \$5, \$6
next instruction
...

skip or \$7, \$8, \$9

Instruction executed irrespective
of branch decision



Delayed Branch




Branch Hazard

- Consider heuristic – branch not taken.
- Continue fetching instructions in sequence following the branch instructions.
- If branch is taken (indicated by *zero* output of ALU):
 - Control generates *branch* signal in ID cycle.
 - *branch* activates *PCSource* signal in the MEM cycle to load PC with new branch address.
 - *Three instructions in the pipeline must be flushed if branch is taken – can this penalty be reduced?*



Branch Not Taken



Branch Taken

Branch to Z

A
B
C
D
Z

cycle b

cycle b+1

cycle b+2

cycle b+3

cycle b+4

Branch fetched

Branch decoded

Branch decision

PC gets Z
(br. taken)

A fetched

A decoded

A executed

B fetched

B decoded

C fetched

Nop

Nop

Nop


Z fetched

*Three instructions are
flushed if branch is taken*




Branch Prediction

- Useful for program loops.
- A one-bit prediction scheme: a one-bit buffer carries a “history bit” that tells what happened on the last branch instruction
 - History bit = 1, branch was taken
 - History bit = 0, branch was not taken




Branch Prediction



Branch Prediction for a Loop

Execution of Instruction 4




Execu- -tion seq.	Old hist. bit	Next instr.			New hist. bit	Predi- -ction
		Pred.	I	Act.		
1	0	5	1	2	1	Bad
2	1	2	2	2	1	Good
3	1	2	3	2	1	Good
4	1	2	4	2	1	Good
5	1	2	5	2	1	Good
6	1	2	6	2	1	Good
7	1	2	7	2	1	Good
8	1	2	8	2	1	Good
9	1	2	9	2	1	Good
10	1	2	10	5	0	Bad

h.bit = 0 branch not taken, h.bit = 1 branch taken.




Two-Bit Prediction Buffer

- Can improve correct prediction statistics.



Branch Prediction for a Loop



Execution of Instruction 4

Execu- -tion seq.	Old Pred. Buf	Next instr.			New pred. Buf	Predi- -ction
		Pred.	I	Act.		
1	10	2	1	2	11	Good
2	11	2	2	2	11	Good
3	11	2	3	2	11	Good
4	11	2	4	2	11	Good
5	11	2	5	2	11	Good
6	11	2	6	2	11	Good
7	11	2	7	2	11	Good
8	11	2	8	2	11	Good
9	11	2	9	2	11	Good
10	11	2	10	5	10	Bad



Summary: Hazards

- Structural hazards
 - Cause: resource conflict
 - Remedies: (i) hardware resources, (ii) stall (bubble)
- Data hazards
 - Cause: data unavailability
 - Remedies: (i) forwarding, (ii) stall (bubble), (iii) code reordering
- Control hazards
 - Cause: out-of-sequence execution (branch or jump)
 - Remedies: (i) stall (bubble), (ii) branch prediction/pipeline flush, (iii) delayed branch/pipeline flush



Thank You

