Beyond Pipelining

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/


E-mail: viren@ee.iitb.ac.in

CP-226: Computer Architecture



Lecture 23 (19 April 2013)

CADSL






Single-Cycle Datapath

| Instruction class | Instr. fetch (IF) | Instr. Decode (also reg. file read) (ID) | Execution (ALU Operation) (EX) | Data access (MEM) | Write Back (Reg. file write) (WB) | Total time |
|---------------------------------|-------------------------|--|---|-------------------|-----------------------------------|---------------|
| lw | 2ns | 1ns | 2ns | 2ns | 1ns | 8ns |
| SW | 2ns | 1ns | 2ns | 2ns | | 8ns |
| R-format add, sub, and, or, slt | 2ns | 1ns | 2ns | | 1ns | 8ns |
| B-format, beq | 2ns | 1ns | 2ns | | | 8ns |

No operation on data; idle time equalizes instruction length to a fixed clock period.



Multicycle Datapath





Traffic Flow






Pipelined Datapath

| Instruction class | Instr. fetch (IF) | Instr. Decode (also reg. file read) (ID) | Execution (ALU Operation) (EX) | Data access (MEM) | Write Back (Reg. file write) (WB) | Total time |
|-------------------------------------|-------------------------|--|--------------------------------|-------------------|--|---------------|
| lw | 2ns | 1ris 2ns | 2ns | 2ns | 1ris 2ns | 10ns |
| SW | 2ns | 1ris 2ns | 2ns | 2ns | 1ris 2ns | 10ns |
| R-format: add, sub, and, or, slt | 2ns | 1ns 2ns | 2ns | 2ns | 1ns 2ns | 10ns |
| B-format: beq | 2ns | 1ns 2ns | 2ns | 2ns | 1ns 2ns | 10ns |

No operation on data; idle time inserted to equalize instruction lengths.



Pipelined Datapath






Single Lane Traffic





Memory Performance Gap








Memory Hierarchy

Temporal Locality


- Keep recently referenced items at higher levels
- Future references satisfied quickly



Spatial Locality

- Bring neighbors of recently referenced to higher levels
- Future references satisfied quickly

Shared L2 Cache





Limits of Pipelining

- IBM RISC Experience
 - Control and data dependences add 15%
 - Best case CPI of 1.15, IPC of 0.87
 - Deeper pipelines (higher frequency) magnify dependence penalties
- This analysis assumes 100% cache hit rates
 - Hit rates approach 100% for some programs
 - Many important programs have much worse hit rates



Processor Performance

$$= \frac{\text{Instructions}}{\text{Program}} \quad X \quad \frac{\text{Cycles}}{\text{Instruction}} \quad X \quad \frac{\text{Time}}{\text{Cycle}}$$
(code size) (CPI) (cycle time)

- In the 1980's (decade of pipelining):
 - CPI: 5.0 => 1.15
- In the 1990's (decade of superscalar):
 - CPI: 1.15 => 0.5 (best case)
- In the 2000's (decade of multicore):
 - Marginal CPI improvement



12

Limits on Instruction Level Parallelism (ILP)

| Weiss and Smith [1984] | 1.58 | | |
|---------------------------|-----------------------------|--|--|
| Sohi and Vajapeyam [1987] | 1.81 | | |
| Tjaden and Flynn [1970] | 1.86 (Flynn's bottleneck) | | |
| Tjaden and Flynn [1973] | 1.96 | | |
| Uht [1986] | 2.00 | | |
| Smith et al. [1989] | 2.00 | | |
| Jouppi and Wall [1988] | 2.40 | | |
| Johnson [1991] | 2.50 | | |
| Acosta et al. [1986] | 2.79 | | |
| Wedig [1982] | 3.00 | | |
| Butler et al. [1991] | 5.8 | | |
| Melvin and Patt [1991] | 6 | | |
| Wall [1991] | 7 (Jouppi disagreed) | | |
| Kuck et al. [1972] | 8 | | |
| Riseman and Foster [1972] | 51 (no control dependences) | | |
| Nicolau and Fisher [1984] | 90 (Fisher's optimism) | | |




Superscalar Proposal

- Go beyond single instruction pipeline, achieve IPC > 1
- Dispatch multiple instructions per cycle
- Provide more generally applicable form of concurrency (not just vectors)
- Geared for sequential code that is hard to parallelize otherwise
- Exploit fine-grained or instruction-level parallelism (ILP)




- Baseline scalar RISC
 - Issue parallelism = IP = 1
 - Operation latency = OP = 1
 - Peak IPC = 1






- Superpipelined: cycle time = 1/m of baseline
 - Issue parallelism = IP = 1 inst / minor cycle
 - Operation latency = OP = m minor cycles
 - Peak IPC = m instr / major cycle (m x speedup?)






- Superscalar:
 - Issue parallelism = IP = n inst / cycle
 - Operation latency = OP = 1 cycle
 - Peak IPC = n instr / cycle (n x speedup?)






- VLIW: Very Long Instruction Word
 - Issue parallelism = IP = n inst / cycle
 - Operation latency = OP = 1 cycle
 - Peak IPC = n instr / cycle = 1 VLIW / cycle






- Superpipelined-Superscalar
 - Issue parallelism = IP = n inst / minor cycle
 - Operation latency = OP = m minor cycles
 - Peak IPC = n x m instr / major cycle





Superscalar vs. Superpipelined

- Roughly equivalent performance
 - If n = m then both have about the same IPC
 - Parallelism exposed in space vs. time







Limitations of Scalar Pipelines

- Scalar upper bound on throughput
 - IPC <= 1 or CPI >= 1
- Inefficient unified pipeline
 - Long latency for each instruction
- Rigid pipeline stall policy
 - One stalled instruction stalls all newer instructions



Instruction-Level Parallelism

- When exploiting instruction-level parallelism, goal is to maximize IPC
 - Pipeline IPC =
 - Ideal pipeline IPC +
 - Structural stalls -
 - Data hazard stalls -
 - Control stalls -
- Parallelism with basic block is limited
 - Typical size of basic block = 3-6 instructions
 - Must optimize across branches



Limitations of Scalar Pipelines

- Scalar upper bound on throughput
 - IPC <= 1 or CPI >= 1
- Inefficient unified pipeline
 - Long latency for each instruction
- Rigid pipeline stall policy
 - One stalled instruction stalls all newer instructions




Superscalar Architecture

- Simple concept
- Wide pipeline
- > Instructions are not independent
- Superscalar architecture is natural descendant of pipelined scalar RISC
- Superscalar techniques largely concern the processor organization, independent of the ISA and the other architectural features
- Thus, possibility to develop a processor code compatible with an existing architecture



Superscalar Pipelines





Highway





Instruction Level Parallelism

- Instruction parallelism of a program is a measure of the average number of instructions that a superscalar processor might be able to execute at the same time
- Mostly, ILP is determined by the number of true dependencies and the number of branches in relation to other instructions


Machine Level Parallelism

- Machine parallelism of a processor is a measure of the ability of processor to take advantage of the ILP
- Determined by the number of instructions that can be fetched and executed at the same time

A challenge in the design of superscalar processor is to achieve good balance between instruction parallelism and machine parallelism



Superscalar Pipelines





Highway





Dream Highway






Superscalar Pipelines

Dynamic Pipelines

- 1. Alleviate the limitations of pipelined implementation
- 2. Use diversified pipelines
- 3. Temporal machine parallelism



Superscalar Pipelines (Diversified)





Superscalar Pipelines (Diversified)

Diversified Pipelines

- Each pipeline can be customized for particular instruction type
- Each instruction type incurs only necessary latency
- Certainly less expensive than identical copies
- If all inter-instruction dependencies are resolved then there is no stall after instruction issue

Require special consideration

Number and Mix of functional units




Superscalar Architecture

- Instruction issue and machine parallelism
 - ➤ILP is not necessarily exploited by widening the pipelines and adding more resources
 - Processor policies towards fetching decoding, and executing instruction have significant effect on its ability to discover instructions which can be executed concurrently
 - Instruction issue is refer to the process of initiating instruction execution
 - Instruction issue policy limits or enhances performance because it determines the processor's look ahead capability




Super-scalar Architecture





Superscalar Pipeline Stages





Thank You

