



# The 24<sup>th</sup> Asian Test Symposium (ATS'15)

Indian Institute of Technology Bombay

Mumbai, India, Nov 22 – 25, 2015

<https://www.ee.iitb.ac.in/ats15/>

Organizing Committee

## Honorary Chairs

A.N Chandorkar, IITB, IN  
A. Matrosova, TSU, RU

## General Co-Chairs

Michiko Inoue, NAIST, JP  
Virendra Singh, IITB, IN

## Program Chair

Adit Singh, Auburn U., US

## Finance Chair

Shankar Balachandran,  
IITM, IN

## Industrial Track Chair

Srivaths Ravi, TI, IN

## Local Organizing Co-Chairs

Nitin Kale, Nanosnif, IN  
Suryakant Toraskar, IITB, IN

## Registration Chair

Jaynarayan Tudu, IISc, IN

## Publicity Chair

Susanta Chakraborty,  
IEST, IN

## Call for Papers

ATS'15 is the twenty fourth in this series of symposia started in 1992 devoted to testing, fault tolerant computing and the design of reliable circuits and systems. ATS is recognized as the main event in Asia that covers the many dimensions of testing and fault-tolerance. The symposium focuses on the key test challenge will arise due to the ability to design complex systems such as robots that encompass sensors, communication systems, processors, transducers and enabling software. In addition to passing post-manufacture test procedures, such systems and relevant devices must exhibit fault-tolerance and survivability characteristics.

**REGULAR PAPERS:** The ATS'15 Program Committee invites original, unpublished paper submissions on the following topics. Paper submissions should be complete manuscripts, not exceeding six pages (including figures, tables, and bibliography) in a standard IEEE two-column format. The submission will be considered evidence that upon acceptance the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The best paper will be selected by the ATS'15 Program Committee for the *best paper award* based on the criteria of innovation, potential impact, and presentation quality.

**INDUSTRY TRACK:** ATS'15 also invites 1 page proposals for presentations on state-of-the-art test topics and practices in the industry track. Proposals for individual presentations or a full session should include the title of each presentation, a brief abstract, bio of the speaker (s), and approval status for participation at ATS.

All the submissions including the industry track can be done at ATS-2015 submission site.

### Topics of interest include (but are not limited to):

Test generation & fault simulation	DfX: Design for testability, reliability, dependability
Fault diagnosis	Analog & mixed-signal/RF/IO testing
Memory testing and FPGA testing	Wafer-level testing
Delay fault testing / Low power testing	Board and system testing / On-line testing
System-on-a-chip- test/ System-in-package test	Network-on-a-chip testing
Software testing / verification	CPU testing
Failure analysis / fault modeling	Built-in self-test / Embedded testing
Fault tolerance / error correction	Functional testing
IDDDQ testing	Test economics
Test standard: IEEE 1500, boundary scan	Test experience in industry
Automatic test equipment	Yield Enhancement / Silicon debug
Testing of adaptive circuits and systems	System level testing

### Important Dates

Paper submission: May 25, 2015

Notification of acceptance: Aug 15, 2015

Camera ready manuscript: Sep 5, 2015

Industry track submission: June 30, 2015

### General Information

Virendra Singh, IITB, India (viren@ee.iitb.ac.in)

Michiko Inoue, NAIST, Japan) (kounoe@is.naist.jp)

### Program Related Information

Adit Singh, Auburn Univ., USA (adsingh@auburn.edu)



Sponsored by

