8051 Interrupts

Dinesh K. Sharma
Electrical Engineering Department
I.I.T. Bombay
Mumbai 400 076

1 Interrupt Sources

The 8051 architecture can handle interrupts from 5 sources. These are: the two external interrupt lines, two timers and the serial interface. Each one of these is assigned an interrupt vector address. This is quite similar to the RST interrupt vectors in the case of 8085.

1.1 External Interrupts

Port P3 of 8051 is a multi-function port. Different lines of this port carry out functions which are additional to data input-output on the port.

<table>
<thead>
<tr>
<th>Port Line</th>
<th>P3.7</th>
<th>P3.6</th>
<th>P3.5</th>
<th>P3.4</th>
<th>P3.3</th>
<th>P3.2</th>
<th>P3.1</th>
<th>P3.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>RD</td>
<td>WR</td>
<td>T1 in</td>
<td>T0 in</td>
<td>INT1</td>
<td>INT0</td>
<td>TxD</td>
<td>RxD</td>
</tr>
</tbody>
</table>

Lines P3.2 and P3.3 can be used as interrupt inputs. Interrupts will be caused by a ‘LOW’ level, or a negative edge on these lines. Half of the special function register TCON is used for setting the conditions for causing interrupts from external sources. This register is bit addressable.

SFR TCON at byte address 88H

<table>
<thead>
<tr>
<th>Bit No.</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Name</td>
<td>TF1</td>
<td>TR1</td>
<td>TF0</td>
<td>TR0</td>
<td>IE1</td>
<td>IT1</td>
<td>IE0</td>
<td>IT0</td>
</tr>
<tr>
<td>Bit Addr</td>
<td>8F</td>
<td>8E</td>
<td>8D</td>
<td>8C</td>
<td>8B</td>
<td>8A</td>
<td>89</td>
<td>88</td>
</tr>
</tbody>
</table>

IT1 and IT0 are the “Interrupt Type” flags for external sources 1 and 0 respectively. These decide whether a negative going edge or a ‘LOW’ level will cause an interrupt. If the bit is set, the corresponding interrupt is edge sensitive. If it is cleared, the interrupt is level sensitive. IE1 and IE0 are the status flags for the two external interrupt lines. If the flag is 1, the selected type of event (edge or level) has occurred on the corresponding interrupt line.
1.2 Internal Interrupts

Internally generated interrupts can be from either timer, or from the serial interface. The serial interface causes interrupts due to a receive event (RI) or due to a transmit event (TI). The receive event occurs when the input buffer of the serial line (sbuf in) is full and a byte needs to be read from it. The transmit event indicates that a byte has been sent a new byte can be written to output buffer of the serial line (sbuf out).

8051 timers always count up. When their count rolls over from the maximum count to 0000, they set the corresponding timer flag TF1 or TF0 in TCON. Counters run only while their run flag (TR1 or TR0) is set by the user program. When the run flag is cleared, the count stops incrementing. The 8051 can be setup so that an interrupt occurs whenever TF1 or TF0 is set.

2 Enabling Interrupts

At power-up, all interrupts are disabled. Suppose Timer 0 is started. When it times out, TF0 in the special function register TCON will be set. However, this will not cause an interrupt. To enable interrupts, a number of steps need to be taken.

Interrupts are enabled in a manner which is quite similar to the 8085. There is an interrupt enable special function register IE at byte address A8H. This register is bit addressable. (The assembler gives special mnemonics to each bit address.)

SFR IE at byte address A8H

<table>
<thead>
<tr>
<th>Bit No.</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
<td>IE</td>
<td>U</td>
<td>U</td>
<td>SI</td>
<td>TF1</td>
<td>Ex1</td>
<td>TF0</td>
<td>Ex0</td>
</tr>
<tr>
<td>Bit Addr</td>
<td>AF</td>
<td>AE</td>
<td>AD</td>
<td>AC</td>
<td>AB</td>
<td>AA</td>
<td>A9</td>
<td>A8</td>
</tr>
<tr>
<td>Bit Name</td>
<td>EA</td>
<td>-</td>
<td>-</td>
<td>ES</td>
<td>ET1</td>
<td>EX1</td>
<td>ET0</td>
<td>EX0</td>
</tr>
</tbody>
</table>

The most significant bit of the register is a global interrupt enable flag. This bit must be set in order to enable any interrupt. Bits 6 and 5 are undefined for 8051. (Bit 5 is used by 8052 for the third timer available in 8052). Bit 4, when set, enables interrupts from the serial port. Bit 3 should be set to enable interrupts from Timer 1 overflow. Bit 2 is set to enable interrupts from external interrupt 1 (pin P3.3 on Port 3). Bit 1 enables interrupts from Timer 0 when it overflows. Bit 0, when set, will enable interrupts from external interrupt 0 (pin P3.2 on Port 3).
3 Interrupt Vectors

When an interrupt occurs, the updated PC is pushed on the stack and is loaded with the vector address corresponding to the interrupt. The following table gives the vector addresses. The order of entries in the table is also the order in which the 8051 will poll these in case of multiple interrupts.

<table>
<thead>
<tr>
<th>Interrupt Source</th>
<th>Vector address</th>
</tr>
</thead>
<tbody>
<tr>
<td>External Interrupt 0</td>
<td>0003H</td>
</tr>
<tr>
<td>Timer 0 Overflow</td>
<td>000BH</td>
</tr>
<tr>
<td>External Interrupt 1</td>
<td>0013H</td>
</tr>
<tr>
<td>Timer 1 Overflow</td>
<td>001BH</td>
</tr>
<tr>
<td>Serial Interface</td>
<td>0023H</td>
</tr>
</tbody>
</table>

8051 starts executing from address 0000H at power-up or reset. The first 3 bytes are typically used for placing a long jump instruction to start of the code area. The interrupt vectors start from 0003 and are separated by 8 bytes from each other. Many simple interrupt handlers can be accommodated in this space. Otherwise, jump instructions (to handler locations) need to be placed at the vector addresses. This is quite similar to the RST handlers for 8085.

Thus, to enable interrupts from T0, we have to do

```assembly
SetB EA ; (or SetB IE.7) to enable interrupts
SetB ET0 ; (or SetB IE.1) to enable interrupts from T0
```

After this, whenever T0 overflows, TF0 will be set (in SFR TCON), the currently running program will be interrupted, its PC value will be put on the stack (PC-L first, PC-H after – because the stack grows upwards in 8051), and PC will be loaded with 000BH. The interrupt handler for T0 should be placed here, and it should end with the instruction:

```
RETI
```

4 Interrupt Priorities

8051 has two levels of interrupt priorities: high or low. By assigning priorities, we can control the order in which multiple interrupts will be serviced. Priorities are set by bits in a special function register called IP, which is at the byte address B8H. This register is also bit addressable. The assembler defines special names for bits of this register.

<table>
<thead>
<tr>
<th>Bit No.</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Addr</td>
<td>BF</td>
<td>BE</td>
<td>BD</td>
<td>BC</td>
<td>BB</td>
<td>BA</td>
<td>B9</td>
<td>B8</td>
</tr>
<tr>
<td>Bit Name</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>PS</td>
<td>PT1</td>
<td>PX1</td>
<td>PT0</td>
<td>PX0</td>
</tr>
</tbody>
</table>

SFR IP at byte address B8H
Notice that the bits are in the polling order of interrupts. A 1 in a bit position assigns a high priority to the corresponding source of interrupts – a 0 gives it a low priority. In case of multiple interrupts, the following rules apply:

- While a low priority interrupt handler is running, if a high priority interrupt arrives, the handler will be interrupted and the high priority handler will run. When the high priority handler does ‘RETI’, the low priority handler will resume. When this handler does ‘RETI’, control is passed back to the main program.

- If a high priority interrupt is running, it cannot be interrupted by any other source – even if it is a high priority interrupt which is higher in polling order.

- A low-priority interrupt handler will be invoked only if no other interrupt is already executing. Again, the low priority interrupt cannot preempt another low priority interrupt, even if the later one is higher in polling order.

- If two interrupts occur at the same time, the interrupt with higher priority will execute first. If both interrupts are of the same priority, the interrupt which is higher in polling sequence will be executed first. This is the only context in which the polling sequence matters.

5 Serial Interrupts

Serial interrupts are handled somewhat differently from the timers. There are independent interrupt flags for reception and transmission of serial data, called RI and TI. RI indicates that a byte has been received and is available for reading in the input buffer. TI indicates that the previous byte has been sent serially and a new byte can be written to the serial port. A serial interrupt occurs if either of these flags is set. (Of course the serial interrupt must be enabled for this to occur). The interrupt service routine should check which of these events caused the interrupt. This can be done by examining the flags. Either or both of the flag might be set, requiring a read from or write to the serial buffer sbuf (or both). Recall that the input and output buffers are distinct but are located at the same address. A read from this address reads the input buffer while a write to the same address writes to the output buffer. The RI and TI flags are not automatically cleared when an interrupt is serviced. Therefore, the interrupt service routine must clear them before returning. Here is an example handler for serial interrupts:

Serial_ISR:

PUSH PSW ; Save flags and context
PUSH ACC ; and accumulator
JNB RI,output; If RI not set, check for TI
MOV A, SBUF

4
MOV inchar, A; Save this character
CLR RI ; clear receive interrupt flag
output: ; Check if output is required
JNB TI, done ; If no transmit interrupt, leave
MOV A, outchar; Else get the char to send
MOV sbuf, A ; Write to serial buffer
CLR TI ; Clear Transmit interrupt flag
done: POP ACC ; Restore Accumulator
POP PSW ; and flags
RETI ; and return

6 Sequence of Events after an interrupt

When an enabled interrupt occurs,

1. The PC is saved on the stack, low byte first. Notice that this order is different from 8085. This is because the stack grows upwards in 8051.

2. Other interrupts of lower priority and same priority are disabled.

3. Except for the serial interrupt, the corresponding interrupt flag is cleared.

4. PC is loaded with the vector address corresponding to the interrupt.

When the handler executes ‘RETI’

1. PC is restored by popping the stack.

2. Interrupt status is restored to its original value. (Same and lower priority interrupts restored to original status).