logic

FUNCTION TABLE (Each Latch)												
INP	JTS	ουτ	PUTS									
D	G	a	ã									
L L	н	L	н									
н	н	н	L									
x	L	Q0	ā0									

H ≈ high level, X ≈ irrelevant Ω₀ = the level of Q before the high-to-low transition of G

description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was setup at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

These circuits are completely compatible with all popular TTL or DTL families. All inputs are diodeclamped to minimize transmission-line effects and simplify system design. Typical power dissipation is 40 milliwatts per latch. The SN54100 is characterized for operation over the full military temperature range of -55° to 125° C; the SN74100 is characterized for operation from 0°C to 70°C.

TYPES SN54100, SN74100 8-BIT BISTABLE LATCHES

BULLETIN NO. DL-S 7211830, DECEMBER 1972

SN54100...JOR W PACKAGE SN54100...JOR N PACKAGE (TOP VIEW)



NC-No internal connection

functional block diagram (each latch)



schematic (each latch)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																									7	v
Input voltage																										
Intermitter voltage (see Note 2)																										
Operating free-air temperature range:	SI	٧5	41	00				,														~5	5°C	c to	125	°C
	SI	17	41	00																			0	°C 1	o 70 [°]	°C
Storage temperature range																						~6	5°(C to	150	°Ċ
NOTES: 1. Voltage values, except interemitter v	volt	age	, a	re v	vitl	h re	sp	ect	ta	ne	two	ork	gra	un	d te	rm	ina	ıl.								

This is the voltage between two emitters of a multiple-emitter input transistor. For this circuit, this rating applies between the enable and D inputs of any latch.

TYPES SN54100, SN74100 8-BIT BISTABLE LATCHES

REVISED OCTOBER 1976

recommended operating conditions

		5					
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH			-400			400	μA
Low-level output current, IOL		· · · ·	16	<u> </u>		16	mA
Width of enabling pulse, t _w	20			20			ns
Setup time, t _{su}	20			20			ns
Hold time, t _h	5			5			ns
Operating free-air temperature, TA	55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIН	High-level input voltage				2			v
VIL	Low-level input voltage				<u> </u>		0.8	
۷ıĸ	Input clamp voltage		V _{CC} = MIN,	lj = -12 mA	1		-1.5	Ť
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -400 µA	2.4	3.4		v
VOL	Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V,		0.2	0.4	v
4	Input current at maximum input voltage		VCC = MAX.	VI = 5.5 V			1	mÆ
чн	High-level input current D input		Vcc≖MAX,	Nr - 0 4 Mr	ļ		80	
	• • • • • • • • • • • • • • • • • • • •	G input	VCC ~ WAX,	V'⊧= 2.4 ₩			320	μA
ЧL	Low-level input current	D input	V _{CC} = MAX,	V1 = 0.4 V	1		-3.2	
	G			vi - 0.4 v			-12.8	mA
los	Short-circuit output current §	Vcc = MAX	SN54100	-20		57		
			VLC MIGA	SN74100	-18		-57	mA
lcc	Supply current	V _{CC} ≭MAX,	SN54100		64	92		
		See Note 3	SN74100		64	106	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

SNot more than one output should be shorted at a time.

NOTE 3: ICC is tested with all inputs grounded and all outputs open.

switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
ΨLH	D	0	CL = 15 pF,		16	30	<u>† – – – – – – – – – – – – – – – – – – –</u>
tPHL	······	_	R _L = 400 Ω,		14	25	ns
^t PLH	G	0	See Note 4		16	30	1
^t PHL			See Note 4	1	7	15	ns.

 $\P_{\text{tpLH}} = propagation delay time, low-to-high-level output$

tpHL = propagation delay time, high-to-low-level output

NOTE 4: Test circuit and voltage waveforms are the same as those shown for the '75, '77, 'L75, and 'L77 on page 7-40.