Department of Electrical Engineering, Indian Institute of Technology Bombay
IITB Calendar

Can we save Energy if we allow Errors in Computing?
Prof. Janak Patel, Univ. of Illinois at Urbana-Champaign
Venue, Date and Time

GG-Conference Room, Electrical Engineering, Feb 17, 2017, 04:00 PM

A brief overview of present understanding of tradeoff between Energy and Errors in Computing will be presented. Prevailing understanding of a chip’s behavior under large process variations with statistical delay assumptions leads one to conclude that a small number of errors are likely as we progress further down on Moore’s Law. This understanding is challenged by a new hypothesis on the behavior of very large CMOS chips in the presence of process variations. A Thought Experiment is presented which leads to the new hypothesis. The new hypothesis states that in every large CMOS chip, there exist critical operations points (frequency, voltage) such that it divides the 2-D space (F, V) in to two distinct spaces: 1. Error-free operation and 2. Massive errors (i.e. completely inoperable). Two attempts at disproving this hypothesis with real physical experiments will be described. Some consequences of the hypothesis on energy savings in large data centers are also suggested.
About the Speaker

Janak H. Patel is a Donald Biggar Wilett Professor Emeritus of Engineering and a Research Professor in Department of Electrical and Computer Engineering at University of Illinois at Urbana-Champaign. Patel’s research contributions include Pipeline Scheduling, Cache Coherence, Cache Simulation, Cache Prefetching, Interconnection Networks, On-line Error Detection, Reliability analysis of memories with ECC and scrubbing, Design for Testability, Built-In Self-Test, Fault Simulation and Automatic Test Generation. Patel has supervised over 85 M.S. and Ph.D. theses and published over 200 technical papers. He was a founding technical advisor to Nexgen Microsystems that gave rise to the entire line of microprocessors from AMD. He was a founder of successful startup, Sunrise Test, a CAD company for chip testing, now owned by Synopsys.