{"id":3910,"date":"2022-01-19T10:46:10","date_gmt":"2022-01-19T10:46:10","guid":{"rendered":"https:\/\/www.ee.iitb.ac.in\/web?post_type=course_lists&#038;p=3910"},"modified":"2024-11-22T11:34:54","modified_gmt":"2024-11-22T06:04:54","slug":"ee-671-vlsi-design","status":"publish","type":"course_lists","link":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/","title":{"rendered":"EE 671 &#8211; VLSI Design"},"content":{"rendered":"<p>CMOS: Behaviour &amp; Spice Modeling, Layout\/Stick Diagram, Interconnects: Wireline models, CMOS Inverter, Static CMOS Logic gate design, Dynamic CMOS logic design, CMOS sequential logic design, Custom\/Semi-custom ASIC Design, Design of standard cells, Standard Cell Library, Standard cell views and their creation (.v\/.vhd, .lef, .lib, .gdsII, .spice), IO Library, IP libraries: Adders, Multipliers, Introduction to Memory, 6T cell based SRAM Design (single port and dual port), 8T cell based register file design, Timing Issues in Digital Circuits, Design Synthesis, Physical Design, Clock tree synthesis &amp; Static Timing Analysis, RTL to gdsII design use cases and optimization using OpenLane based open source design flow.<\/p>\n<p>Text\/References:<\/p>\n<p>1) Rabaey, Chandrakasan, Nikolic \u201cDigital Integrated Circuits \u2013 A Design perspective,\u201d Pearson 2nd Edition.\u00a0<br \/>2) N Weste and D Harris \u201cCMOS VLSI Design: A Circuits and Systems Perspective,\u201d 4th edition\u00a0<br \/>3) OpenLane Documentation<br \/>4) SkyWater SKY130 PDK Documentation 5) Efabless Caravel SoC Documentation<\/p>\n","protected":false},"featured_media":0,"parent":0,"template":"","meta":{"site-sidebar-layout":"default","site-content-layout":"default","ast-global-header-display":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":""},"acf":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v19.8 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>EE 671 - VLSI Design &ndash; EE IIT Bombay<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"EE 671 - VLSI Design &ndash; EE IIT Bombay\" \/>\n<meta property=\"og:description\" content=\"CMOS: Behaviour &amp; Spice Modeling, Layout\/Stick Diagram, Interconnects: Wireline models, CMOS Inverter, Static CMOS Logic gate design, Dynamic CMOS logic design, CMOS sequential logic design, Custom\/Semi-custom ASIC Design, Design of standard cells, Standard Cell Library, Standard cell views and their creation (.v\/.vhd, .lef, .lib, .gdsII, .spice), IO Library, IP libraries: Adders, Multipliers, Introduction to Memory, &hellip; EE 671 &#8211; VLSI Design Read More &raquo;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/\" \/>\n<meta property=\"og:site_name\" content=\"EE IIT Bombay\" \/>\n<meta property=\"article:modified_time\" content=\"2024-11-22T06:04:54+00:00\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/\",\"url\":\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/\",\"name\":\"EE 671 - VLSI Design &ndash; EE IIT Bombay\",\"isPartOf\":{\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#website\"},\"datePublished\":\"2022-01-19T10:46:10+00:00\",\"dateModified\":\"2024-11-22T06:04:54+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.ee.iitb.ac.in\/web\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"EE 671 - VLSI Design\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#website\",\"url\":\"https:\/\/www.ee.iitb.ac.in\/web\/\",\"name\":\"EE IIT Bombay\",\"description\":\"Department of Electrical Engineering, IIT Bombay\",\"publisher\":{\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.ee.iitb.ac.in\/web\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#organization\",\"name\":\"Department of ELectrical Engineering | IIT Bombay\",\"url\":\"https:\/\/www.ee.iitb.ac.in\/web\/\",\"sameAs\":[],\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.ee.iitb.ac.in\/webwp-content\/uploads\/2021\/11\/MicrosoftTeams-image-2.png\",\"contentUrl\":\"https:\/\/www.ee.iitb.ac.in\/webwp-content\/uploads\/2021\/11\/MicrosoftTeams-image-2.png\",\"width\":93,\"height\":41,\"caption\":\"Department of ELectrical Engineering | IIT Bombay\"},\"image\":{\"@id\":\"https:\/\/www.ee.iitb.ac.in\/web\/#\/schema\/logo\/image\/\"}}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"EE 671 - VLSI Design &ndash; EE IIT Bombay","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/","og_locale":"en_US","og_type":"article","og_title":"EE 671 - VLSI Design &ndash; EE IIT Bombay","og_description":"CMOS: Behaviour &amp; Spice Modeling, Layout\/Stick Diagram, Interconnects: Wireline models, CMOS Inverter, Static CMOS Logic gate design, Dynamic CMOS logic design, CMOS sequential logic design, Custom\/Semi-custom ASIC Design, Design of standard cells, Standard Cell Library, Standard cell views and their creation (.v\/.vhd, .lef, .lib, .gdsII, .spice), IO Library, IP libraries: Adders, Multipliers, Introduction to Memory, &hellip; EE 671 &#8211; VLSI Design Read More &raquo;","og_url":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/","og_site_name":"EE IIT Bombay","article_modified_time":"2024-11-22T06:04:54+00:00","twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/","url":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/","name":"EE 671 - VLSI Design &ndash; EE IIT Bombay","isPartOf":{"@id":"https:\/\/www.ee.iitb.ac.in\/web\/#website"},"datePublished":"2022-01-19T10:46:10+00:00","dateModified":"2024-11-22T06:04:54+00:00","breadcrumb":{"@id":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/www.ee.iitb.ac.in\/web\/course_lists\/ee-671-vlsi-design\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.ee.iitb.ac.in\/web\/"},{"@type":"ListItem","position":2,"name":"EE 671 - VLSI Design"}]},{"@type":"WebSite","@id":"https:\/\/www.ee.iitb.ac.in\/web\/#website","url":"https:\/\/www.ee.iitb.ac.in\/web\/","name":"EE IIT Bombay","description":"Department of Electrical Engineering, IIT Bombay","publisher":{"@id":"https:\/\/www.ee.iitb.ac.in\/web\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.ee.iitb.ac.in\/web\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/www.ee.iitb.ac.in\/web\/#organization","name":"Department of ELectrical Engineering | IIT Bombay","url":"https:\/\/www.ee.iitb.ac.in\/web\/","sameAs":[],"logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.ee.iitb.ac.in\/web\/#\/schema\/logo\/image\/","url":"https:\/\/www.ee.iitb.ac.in\/webwp-content\/uploads\/2021\/11\/MicrosoftTeams-image-2.png","contentUrl":"https:\/\/www.ee.iitb.ac.in\/webwp-content\/uploads\/2021\/11\/MicrosoftTeams-image-2.png","width":93,"height":41,"caption":"Department of ELectrical Engineering | IIT Bombay"},"image":{"@id":"https:\/\/www.ee.iitb.ac.in\/web\/#\/schema\/logo\/image\/"}}]}},"_links":{"self":[{"href":"https:\/\/www.ee.iitb.ac.in\/web\/wp-json\/wp\/v2\/course_lists\/3910"}],"collection":[{"href":"https:\/\/www.ee.iitb.ac.in\/web\/wp-json\/wp\/v2\/course_lists"}],"about":[{"href":"https:\/\/www.ee.iitb.ac.in\/web\/wp-json\/wp\/v2\/types\/course_lists"}],"wp:attachment":[{"href":"https:\/\/www.ee.iitb.ac.in\/web\/wp-json\/wp\/v2\/media?parent=3910"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}