



# The 33<sup>rd</sup> Asian Test Symposium (ATS'24)

Indian Institute of Technology Bombay

Mumbai, India, Nov 23 – 27, 2024

<https://www.ee.iitb.ac.in/~IEEE-ATS-2024/>

## Organizing Committee

### Honorary Chair

A. Matrosova, TSU, RU

### General Co-Chairs

Virendra Singh, IITB, IN

### Program Chair

Susanta Chakraborty,

IEST, IN

Jaynarayan Tudu, IITTP,

IN

### Local Organizing Co-Chairs

Neeraj Panwar, IITB, IN

Suryakant Toraskar, IITB,

IN

### Tutorial Chair

Satyadev Ahlawat, IIT

Jammu, IN

Ankush Shrivastava,

Qualcomm, IN

## Call for Papers

ATS'24 is the thirty third in this series of symposia started in 1992 devoted to testing, fault tolerant computing and the design of reliable circuits and systems. ATS is recognized as the main event in Asia that covers the many dimensions of testing and fault-tolerance. The symposium focuses on the key test challenge will arise due to the ability to design complex systems such as robots that encompass sensors, communication systems, processors, transducers and enabling software. In addition to passing post-manufacture test procedures, such systems and relevant devices must exhibit fault-tolerance and survivability characteristics.

**REGULAR PAPERS:** The ATS'24 Program Committee invites original, unpublished paper submissions on the following topics. Paper submissions should be complete manuscripts, not exceeding six pages (including figures, tables, and bibliography) in a standard IEEE two-column format. The submission will be considered evidence that upon acceptance the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The best paper will be selected by the ATS'24 Program Committee for the *best paper award* based on the criteria of innovation, potential impact, and presentation quality.

**INDUSTRY TRACK:** ATS'24 also invites 1 page proposals for presentations on state-of-the-art test topics and practices in the industry track. Proposals for individual presentations or a full session should include the title of each presentation, a brief abstract, bio of the speaker (s), and approval status for participation at ATS.

All the submissions including the industry track can be done at IEEE-ATS-2024 submission site.

### Topics of interest include (but are not limited to):

Test generation & fault simulation  
Fault diagnosis  
Memory testing and FPGA testing  
Delay fault testing / Low power testing  
System-on-a-chip- test/ System-in-package test  
Software testing / verification  
Failure analysis / fault modeling  
Fault tolerance / error correction  
AI for testing / verification  
Test standard: SSN, IJTAG  
Testing of AI/ML hardware  
Testing of adaptive circuits and systems

DfX: Design for testability, reliability, dependability  
Analog & mixed-signal/RF/IO testing  
Fault tolerant computing  
Board and system testing / On-line testing  
Hardware security  
Secure hardware design  
Built-in self-test / Embedded testing  
Functional testing  
Design verification  
Software testing  
Yield Enhancement / Silicon debug  
System level testing

### Important Dates

Paper submission: June 29, 2024

Notification of acceptance: Aug 15, 2024

Camera ready manuscript: Sep 5, 2024

Industry track submission: July 30, 2024

### General Information

Virendra Singh, IITB, India ([viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in))

### Program Related Information

Susanta Chakrabarti, IEST, India ([susanta.chak@gmail.com](mailto:susanta.chak@gmail.com))



Sponsored by

