

Madhu N. Belur

Control and Computing group, EE, IITB

www.ee.iitb.ac.in/~belur/


Quick
Review of PD/PI controller
design

Lead (cascade) compensator $\leftarrow$ PD

Lag (cascade) compensator $\leftarrow$ PI

- This lecture - lead-lag compensator
(using Root locus methods) - review of PD, PI controller.
- cascade/feedback compensator
 - pole/zero cancellation (by "design")

pole



Pole/zero cancellation


Defn.: transfer
fn.


- does not show-up
in input to output map


initial
condition $\equiv 0$

- does show due to
nonzero initial conditions

uncontrollable unobservable "modes"
and/or








$\theta_z > \theta_p$
 Controller: PD
 one zero

$$\theta_z - \theta_p > 0$$


plant




feedback compensator


lag compensator

realistic
practical



PI
controller





$$z < 0$$

$$p < 0$$

$-z$: zero
 $-p$: pole

$$\frac{s+z}{s+p}$$

$G(s)$ - type 0.


r - step input -

closed loop
is stable

$$s.s. \text{ error} = \frac{1}{1 + K G(0)}$$

DC gain.


$$\tilde{G}(s) = \frac{|Z|}{|P|} \cdot G(s)$$



for small steady state error

then $\frac{|Z|}{|P|} \rightarrow 1$

also need pole/zeros close to the origin.



lag compensator's effect ^{is} for very frequencies

time wise (DC gain)
"much later" after transients have died.

- pure simulation

- HIL simulation

-

