## EE101: ADC and DAC circuits



### M. B. Patil

mbpatil@ee.iitb.ac.in
www.ee.iitb.ac.in/~sequel

Department of Electrical Engineering Indian Institute of Technology Bombay

◆□▶ ◆□▶ ◆臣▶ ◆臣♪

M. B. Patil, IIT Bombay

< □ > < □ > < □ > < ■ > < ■ > < ■ > < ■ > < ■ > < ■ > < ■ < ○ へ (~ M. B. Patil, IIT Bombay \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.



- \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.
- \* Digital format offers several advantages: digital signal processing, storage, use of computers, robust transmission, etc.

イロン イヨン イヨン イヨン

- \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.
- \* Digital format offers several advantages: digital signal processing, storage, use of computers, robust transmission, etc.
- \* An ADC (Analog-to-Digital Converter) is used to convert an analog signal to the digital format.

イロン イヨン イヨン イヨン

M. B. Patil, IIT Bombay

- \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.
- \* Digital format offers several advantages: digital signal processing, storage, use of computers, robust transmission, etc.
- \* An ADC (Analog-to-Digital Converter) is used to convert an analog signal to the digital format.
- \* The reverse conversion (from digital to analog) is also required. For example, music stored in a DVD in digital format must be converted to an analog voltage for playing out on a speaker.

イロト イヨト イヨト イヨト

- \* Real signals (e.g., a voltage measured with a thermocouple or a speech signal recorded with a microphone) are analog quantities, varying continuously with time.
- \* Digital format offers several advantages: digital signal processing, storage, use of computers, robust transmission, etc.
- \* An ADC (Analog-to-Digital Converter) is used to convert an analog signal to the digital format.
- \* The reverse conversion (from digital to analog) is also required. For example, music stored in a DVD in digital format must be converted to an analog voltage for playing out on a speaker.
- \* A DAC (Digital-to-Analog Converter) is used to convert a digital signal to the analog format.

イロト イヨト イヨト イヨト





\* For a 4-bit DAC, with input  $S_3S_2S_1S_0$ , the output voltage is  $V_A = K \left[ (S_3 \times 2^3) + (S_2 \times 2^2) + (S_1 \times 2^1) + (S_0 \times 2^0) \right]$ . In general,  $V_A = K \sum_{0}^{N-1} S_k 2^k$ .

(日) (四) (注) (注) (三)



\* For a 4-bit DAC, with input  $S_3S_2S_1S_0$ , the output voltage is  $V_A = K \left[ (S_3 \times 2^3) + (S_2 \times 2^2) + (S_1 \times 2^1) + (S_0 \times 2^0) \right]$ . In general,  $V_A = K \sum_{0}^{N-1} S_k 2^k$ .

▲ロト ▲園 ト ▲ 臣 ト ▲ 臣 ト 一臣 - のへで



- \* For a 4-bit DAC, with input  $S_3S_2S_1S_0$ , the output voltage is  $V_A = K \left[ (S_3 \times 2^3) + (S_2 \times 2^2) + (S_1 \times 2^1) + (S_0 \times 2^0) \right]$ . In general,  $V_A = K \sum_{0}^{N-1} S_k 2^k$ .
- \* K is proportional to the reference voltage V<sub>R</sub>. Its value depends on how the DAC is implemented.
  (□) > (□) > (□) > (□) > (□) > (□)

M. B. Patil, IIT Bombay



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □



\* If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.



\* If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.  $\rightarrow V(A_k) = S_k \times V_R$ .



- \* If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.  $\rightarrow V(A_k) = S_k \times V_R$ .
- \* Since the inverting terminal of the Op Amp is at virtual ground,

$$I_k = \frac{V(A_k) - 0}{R_k} = \frac{S_k V_R}{R_k}.$$

M. B. Patil, IIT Bombay

・ロト ・回 ト ・ ヨト



\* If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.  $\rightarrow V(A_k) = S_k \times V_R$ .

イロト イヨト イヨト イヨト

M. B. Patil, IIT Bombay

\* Since the inverting terminal of the Op Amp is at virtual ground,  $I_k = \frac{V(A_k) - 0}{R_k} = \frac{S_k V_R}{R_k}.$ 

\* Using 
$$R_k = 2^{N-1} R/2^k$$
, we get  $I = \frac{V_R}{2^{N-1}R} \sum_{0}^{N-1} S_k \times 2^k$  ( $N = 4$  here).



- \* If the input bit  $S_k$  is 1,  $A_k$  gets connected to  $V_R$ ; else, it gets connected to ground.  $\rightarrow V(A_k) = S_k \times V_R$ .
- \* Since the inverting terminal of the Op Amp is at virtual ground,  $I_k = \frac{V(A_k) - 0}{R_k} = \frac{S_k V_R}{R_k} .$

\* Using 
$$R_k = 2^{N-1} R/2^k$$
, we get  $I = \frac{V_R}{2^{N-1}R} \sum_{0}^{N-1} S_k \times 2^k$  ( $N = 4$  here).

\* The output voltage is  $V_o = -R_f \ I = -V_R \ rac{R_f}{2^{N-1}R} \ \sum_0^{N-1} S_k imes 2^k$  .

M. B. Patil, IIT Bombay

## DAC using binary-weighted resistors: Example (from Gopalan)



M. B. Patil, IIT Bombay

Image: A math a math





Maximum current is drawn from  $V_R$  when the input is 1111 1111.

< ロ > < 回 > < 臣 > < 臣 > < 臣 > 臣 のへの M. B. Patil, IIT Bombay



M. B. Patil, IIT Bombay

Maximum current is drawn from  $V_R$  when the input is 1111 1111.  $\rightarrow$  All nodes  $A_0$  to  $A_7$  get connected to  $V_R$ .



Maximum current is drawn from  $V_R$  when the input is 1111 1111.  $\rightarrow$  All nodes  $A_0$  to  $A_7$  get connected to  $V_R$ .

$$\rightarrow 10 \text{ mA} = \frac{V_R}{R} + \frac{V_R}{2R} + \dots + \frac{V_R}{2^7 R} = \frac{1}{2^7} \frac{V_R}{R} \left(2^0 + 2^1 + \dots + 2^7\right)$$
$$= \frac{1}{2^7} \frac{V_R}{R} \left(2^8 - 1\right) = \frac{255}{128} \frac{V_R}{R}$$

M. B. Patil, IIT Bombay



M. B. Patil, IIT Bombay

Maximum current is drawn from  $V_R$  when the input is 1111 1111.  $\rightarrow$  All nodes  $A_0$  to  $A_7$  get connected to  $V_R$ .

$$\rightarrow 10 \text{ mA} = \frac{V_R}{R} + \frac{V_R}{2R} + \dots + \frac{V_R}{2^7 R} = \frac{1}{2^7} \frac{V_R}{R} \left( 2^0 + 2^1 + \dots + 2^7 \right)$$
$$= \frac{1}{2^7} \frac{V_R}{R} \left( 2^8 - 1 \right) = \frac{255}{128} \frac{V_R}{R}$$
$$\rightarrow R_{\min} = \frac{5 \text{ V}}{10 \text{ mA}} \times \frac{255}{128} = 996 \Omega.$$





A B > 4
 B > 4
 B



\* If  $R_f = R$ , what is the resolution (i.e.,  $\Delta V_A$  corresponding to the input LSB changing from 0 to 1 with other input bits constant)?



\* If  $R_f = R$ , what is the resolution (i.e.,  $\Delta V_A$  corresponding to the input LSB changing from 0 to 1 with other input bits constant)?

$$V_A = -V_R \frac{R_f}{2^{N-1}R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 \right]$$

M. B. Patil, IIT Bombay

 $\langle \Box \rangle \langle \Box \rangle \langle \Box \rangle \rangle$ 



\* If  $R_f = R$ , what is the resolution (i.e.,  $\Delta V_A$  corresponding to the input LSB changing from 0 to 1 with other input bits constant)?

$$V_A = -V_R \frac{R_f}{2^{N-1}R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 \right]$$
  
$$\to \Delta V_A = \frac{V_R}{2^{N-1}} \frac{R_f}{R} = \frac{5 \text{ V}}{2^{8-1}} \times 1 = \frac{5}{128} = 0.0391 \text{ V}.$$

M. B. Patil, IIT Bombay

Image: A matching of the second se







\* What is the maximum output voltage (in magnitude)?



M. B. Patil, IIT Bombay

\* What is the maximum output voltage (in magnitude)?

$$V_A = -rac{V_R}{2^{N-1}} \, rac{R_f}{R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 
ight].$$



\* What is the maximum output voltage (in magnitude)?

$$V_A = -rac{V_R}{2^{N-1}} \, rac{R_f}{R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 
ight].$$

Maximum  $V_A$  (in magnitude) is obtained when the input is 1111 1111.

M. B. Patil, IIT Bombay

・ロト ・日下・ ・ ヨト



\* What is the maximum output voltage (in magnitude)?

$$V_A = -rac{V_R}{2^{N-1}} rac{R_f}{R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 
ight].$$

Maximum  $V_A$  (in magnitude) is obtained when the input is 1111 1111.

$$|V_A|^{\max} = rac{5}{128} imes 1 imes \left[2^0 + 2^1 + \dots + 2^7
ight] = rac{5}{128} imes \left(2^8 - 1
ight) = 5 imes rac{255}{128} = 9.961 \, \mathrm{V} \, .$$

M. B. Patil, IIT Bombay

・ロト ・日下・ ・ ヨト





A B > 4
 B > 4
 B



\* Find the output voltage corresponding to the input 1010 1101.



 $\langle \Box \rangle \langle \Box \rangle \langle \Box \rangle \rangle$ 

M. B. Patil, IIT Bombay

\* Find the output voltage corresponding to the input 1010 1101.

$$V_A = -\frac{V_R}{2^{N-1}} \frac{R_f}{R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 \right].$$



\* Find the output voltage corresponding to the input 1010 1101.

$$\begin{split} V_A &= -\frac{V_R}{2^{N-1}} \, \frac{R_f}{R} \left[ S_7 2^7 + \dots + S_1 2^1 + S_0 2^0 \right] . \\ &= -\frac{5}{128} \times 1 \times \left[ 2^7 + 2^5 + 2^3 + 2^2 + 2^0 \right] = -5 \times \frac{173}{128} = -6.758 \, \text{V} \, . \end{split}$$

M. B. Patil, IIT Bombay

Image: A mathematic state






\* If the resistors are specified to have a tolerance of 1%, what is the range of  $|V_A|$  corresponding to input 1111 1111?





\* If the resistors are specified to have a tolerance of 1%, what is the range of  $|V_A|$  corresponding to input 1111 1111?

 $|V_A|$  is maximum when (a) currents  $I_0$ ,  $I_1$ , etc. assume their maximum values, with  $R_k = R_k^0 \times (1 - 0.01)$  and (b)  $R_f$  is maximum,  $R_f = R_f^0 \times (1 + 0.01)$ . (The superscript '0' denotes nominal value.)

M. B. Patil, IIT Bombav



\* If the resistors are specified to have a tolerance of 1%, what is the range of  $|V_A|$  corresponding to input 1111 1111?

 $|V_A|$  is maximum when (a) currents  $I_0$ ,  $I_1$ , etc. assume their maximum values, with  $R_k = R_k^0 \times (1 - 0.01)$  and (b)  $R_f$  is maximum,  $R_f = R_f^0 \times (1 + 0.01)$ . (The superscript '0' denotes nominal value.)  $\rightarrow |V_A|^{\max} \dots = V_R \times \frac{255}{2} \times \frac{R_f}{R_f} \Big|^{\max} = 5 \times \frac{255}{2} \times \frac{1.01}{R_f} = 10.162 \text{ V}.$ 

$$\rightarrow |V_A|_{11111111}^{\max} = V_R \times \frac{110}{128} \times \frac{14}{R} | = 5 \times \frac{110}{128} \times \frac{101}{0.99} = 10.162 \,\mathrm{V}$$

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト



If the resistors are specified to have a tolerance of 1%, what is the range of |V<sub>A</sub>| corresponding to input 1111 1111?

$$\begin{split} |V_A| & \text{ is maximum when (a) currents } l_0, \ l_1, \text{ etc. assume their maximum values, with } \\ R_k &= R_k^0 \times (1 - 0.01) \text{ and (b) } R_f \text{ is maximum, } R_f = R_f^0 \times (1 + 0.01). \\ \text{(The superscript '0' denotes nominal value.)} \\ &\rightarrow |V_A|_{11111111}^{\max} = V_R \times \frac{255}{128} \times \frac{R_f}{R} \Big|_{max}^{max} = 5 \times \frac{255}{128} \times \frac{1.01}{0.99} = 10.162 \text{ V}. \end{split}$$

Similarly,  $|V_A|_{11111111}^{\min} = 5 \times \frac{255}{128} \times \frac{0.99}{1.01} = 9.764 \, \text{V}.$ 

M. B. Patil, IIT Bombay

イロト イヨト イヨト イヨト





A B > 4
B > 4
B



\*  $\Delta V_A$  for input 1111 1111 = 10.162 - 9.764  $\approx$  0.4 V which is larger than the resolution (0.039 V) of the DAC. This situation is not acceptable.

M. B. Patil, IIT Bombay

Image: A math a math



- \*  $\Delta V_A$  for input 1111 1111 = 10.162 9.764  $\approx$  0.4 V which is larger than the resolution (0.039 V) of the DAC. This situation is not acceptable.
- The output voltage variation can be reduced by using resistors with a smaller tolerance. However, it is difficult to fabricate an IC with widely varying resistance values (from R to 2<sup>N-1</sup>R) and each with a small enough tolerance.

M. B. Patil, IIT Bombay



- \*  $\Delta V_A$  for input 1111 1111 = 10.162 9.764  $\approx$  0.4 V which is larger than the resolution (0.039 V) of the DAC. This situation is not acceptable.
- \* The output voltage variation can be reduced by using resistors with a smaller tolerance. However, it is difficult to fabricate an IC with widely varying resistance values (from R to  $2^{N-1}R$ ) and each with a small enough tolerance.  $\rightarrow$  use R - 2R ladder network instead.

M. B. Patil, IIT Bombay



Node  $A_k$  is connected to  $V_{\mathsf{R}}$  if input bit  $S_k$  is 1; else, it is connected to ground.

イロト イヨト イヨト イヨト

크



Node  $A_k$  is connected to  $V_{\mathsf{R}}$  if input bit  $S_k$  is 1; else, it is connected to ground.

The original network is equivalent to



M. B. Patil, IIT Bombay

• • • •

# R-2R ladder network: Thevenin resistance









◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで



<□> <□> <□> <□> <=> <=> <=> <0,0



◆□ > ◆□ > ◆臣 > ◆臣 > ○臣 のへの



◆ロ → ◆□ → ◆三 → ◆三 → ● ● のへの



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで



M. B. Patil, IIT Bombay

・ロト ・回 ト ・ ヨト





◆□ > ◆□ > ◆臣 > ◆臣 > 善臣 - のへで



◆□ > ◆□ > ◆臣 > ◆臣 > ─ 臣 ─ のへで















★ロト ★課 と ★注 と ★注 と 注

996



◆□ > ◆□ > ◆臣 > ◆臣 > 善臣 - のへで





◆□ > ◆□ > ◆臣 > ◆臣 > ─ 臣 ─ のへで



◆□ > ◆□ > ◆臣 > ◆臣 > ─ 臣 ─ のへで






















M. B. Patil, IIT Bombay

▲□▶ ▲□▶ ▲ ≧▶





◆□▶ ◆□▶ ◆ ≧▶ ◆ ≧▶ ─ ≧ − ����



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで



<ロ><□><□><□><□><□><□><□><□><□><□><<□><□><<□><<□><0<</0>M. B. Patil, IIT Bombay





\*  $R_{Th} = R$ .





\*  $R_{Th} = R$ .

\* 
$$V_{Th} = V_{Th}^{(S0)} + V_{Th}^{(S1)} + V_{Th}^{(S2)} + V_{Th}^{(S3)}$$
  
=  $\frac{V_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] .$ 

M. B. Patil, IIT Bombay

a C

 $\bullet \Box \rightarrow \bullet \blacksquare \rightarrow \bullet$ 



\*  $R_{Th} = R$ .

\* 
$$V_{Th} = V_{Th}^{(S0)} + V_{Th}^{(S1)} + V_{Th}^{(S2)} + V_{Th}^{(S3)}$$

$$= \frac{v_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] \, .$$

\* We can use the R-2R ladder network and an Op Amp to make up a DAC  $\rightarrow$  next slide.







\* 
$$V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] \, .$$



\* 
$$V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] \, .$$

\* For an N-bit DAC, 
$$V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{2^N} \sum_{0}^{N-1} S_k 2^k$$
.

M. B. Patil, IIT Bombay

<ロ> <同> <同> <同>



\* 
$$V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] \, .$$

- \* For an N-bit DAC,  $V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{2^N} \sum_{0}^{N-1} S_k 2^k$ .
- \* 6- to 20-bit DACs based on the R-2R ladder network are commercially available in monolithic form (single chip).

M. B. Patil, IIT Bombay

・ロン ・ 日 ・ ・ 日 ・ ・



\* 
$$V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{16} \left[ S_0 \, 2^0 + S_1 \, 2^1 + S_2 \, 2^2 + S_3 \, 2^3 \right] \, .$$

- \* For an N-bit DAC,  $V_o = -\frac{R_f}{R_{Th}} V_{Th} = -\frac{R_f}{R_{Th}} \frac{V_R}{2^N} \sum_{o}^{N-1} S_k 2^k$ .
- \* 6- to 20-bit DACs based on the R-2R ladder network are commercially available in monolithic form (single chip).

・ロト ・回ト ・ヨト

M. B. Patil, IIT Bombay

\* Bipolar, CMOS, or BiCMOS technology is used for these DACs.



Combination of weighted-resistor and R-2R ladder networks

< □ ▶ < □ ▶ < 臣 ▶ < 臣 ▶ < 臣 ▶ 臣 ● ○ Q () M. B. Patil, IIT Bombay



Combination of weighted-resistor and R-2R ladder networks

\* Find the valur of r for the circuit to work as a regular (i.e., binary to analog) DAC.

Image: A math a math

M. B. Patil, IIT Bombay



Combination of weighted-resistor and R-2R ladder networks

- \* Find the valur of r for the circuit to work as a regular (i.e., binary to analog) DAC.
- \* Find the valur of r for the circuit to work as a BCD to analog DAC.

• • • • • • • •





M. B. Patil, IIT Bombay



\* When there is a change in the input binary number, the output  $V_A$  takes a finite time to settle to the new value.



- \* When there is a change in the input binary number, the output  $V_A$  takes a finite time to settle to the new value.
- \* The finite settling time arises because of stray capacitances and switching delays of the semiconductor devices used within the DAC chip.

M. B. Patil, IIT Bombay



- \* When there is a change in the input binary number, the output  $V_A$  takes a finite time to settle to the new value.
- \* The finite settling time arises because of stray capacitances and switching delays of the semiconductor devices used within the DAC chip.

M. B. Patil, IIT Bombay

\* Example: 500 ns to 0.2 % of full scale.

## ADC: introduction







\* If the input  $V_A$  is in the range  $V_R^k < V_A < V_R^{k+1}$ , the output is the binary number corresponding to the integer k. For example, for  $V_A = V'_A$ , the output is 100.

・ロト ・日下・ ・ ヨト



- \* If the input  $V_A$  is in the range  $V_R^k < V_A < V_R^{k+1}$ , the output is the binary number corresponding to the integer k. For example, for  $V_A = V'_A$ , the output is 100.
- \* We may think of each voltage interval (corresponding to 000, 001, etc.) as a "bin." In the above example, the input voltage  $V'_A$  falls in the 100 bin; therefore, the output of the ADC would be 100.

▲□▶ ▲圖▶ ▲厘▶ ▲

M. B. Patil, IIT Bombay



- \* If the input  $V_A$  is in the range  $V_R^k < V_A < V_R^{k+1}$ , the output is the binary number corresponding to the integer k. For example, for  $V_A = V'_A$ , the output is 100.
- \* We may think of each voltage interval (corresponding to 000, 001, etc.) as a "bin." In the above example, the input voltage  $V'_A$  falls in the 100 bin; therefore, the output of the ADC would be 100.
- \* Note that, for an N-bit ADC, there would be  $2^N$  bins.

(ロ) (同) (E) (E)

## ADC: introduction



#### ADC: introduction



\* The basic idea behind an ADC is simple:



- \* The basic idea behind an ADC is simple:
  - Generate reference voltages  $V_R^1$ ,  $V_R^2$ , etc.

・ロト ・日 ・ ・ 目 ・

M. B. Patil, IIT Bombay


- \* The basic idea behind an ADC is simple:
  - Generate reference voltages  $V_R^1$ ,  $V_R^2$ , etc.
  - Compare the input  $V_A$  with each of  $V_R^i$  to figure out which bin it belongs to.

▲□ > ▲圖 > ▲ 圖 >



- \* The basic idea behind an ADC is simple:
  - Generate reference voltages  $V_R^1$ ,  $V_R^2$ , etc.
  - Compare the input  $V_A$  with each of  $V_R^i$  to figure out which bin it belongs to.
  - If  $V_A$  belongs to bin k (i.e.,  $V_R^k < V_A < V_R^{k+1}$ ), convert k to the binary format.

・ロ・・ (日・・) (日・・)



- \* The basic idea behind an ADC is simple:
  - Generate reference voltages  $V_R^1$ ,  $V_R^2$ , etc.
  - Compare the input  $V_A$  with each of  $V_R^i$  to figure out which bin it belongs to.
  - If  $V_A$  belongs to bin k (i.e.,  $V_R^k < V_A < V_R^{k+1}$ ), convert k to the binary format.
- \* A "parallel" ADC does exactly that  $\rightarrow$  next slide.

・ロト ・回 ト ・ヨト ・ヨ





◆□ > ◆□ > ◆臣 > ◆臣 > ○臣 ○ の < @



- \* Practical difficulty: As the input changes, the comparator outputs ( $C_0$ ,  $C_1$ , etc.) may not settle to their new values at the same time.
  - $\rightarrow$  ADC output will depend on when we sample it.



- \* Practical difficulty: As the input changes, the comparator outputs ( $C_0$ ,  $C_1$ , etc.) may not settle to their new values at the same time.
  - $\rightarrow$  ADC output will depend on when we sample it.
- \* Add D flip-flops. Allow sifficient time (between the change in V<sub>A</sub> and the active clock edge) so that the comprator outputs have already settled to their new values before they get latched in.



- \* Practical difficulty: As the input changes, the comparator outputs ( $C_0$ ,  $C_1$ , etc.) may not settle to their new values at the same time.
  - $\rightarrow$  ADC output will depend on when we sample it.
- \* Add D flip-flops. Allow sifficient time (between the change in V<sub>A</sub> and the active clock edge) so that the comprator outputs have already settled to their new values before they get latched in.

\* In the parallel (flash) ADC, the conversion gets done "in parallel," since all comparators operate on the same input voltage.



- \* In the parallel (flash) ADC, the conversion gets done "in parallel," since all comparators operate on the same input voltage.
- \* Conversion time is governed only by the comparator response time  $\rightarrow$  fast conversion (hence the name "flash" converter).



- \* In the parallel (flash) ADC, the conversion gets done "in parallel," since all comparators operate on the same input voltage.
- \* Conversion time is governed only by the comparator response time  $\rightarrow$  fast conversion (hence the name "flash" converter).
- \* Flash ADCs to handle 500 million analog samples per second are commercially available.



- \* In the parallel (flash) ADC, the conversion gets done "in parallel," since all comparators operate on the same input voltage.
- \* Conversion time is governed only by the comparator response time  $\rightarrow$  fast conversion (hence the name "flash" converter).
- \* Flash ADCs to handle 500 million analog samples per second are commercially available.
- \*  $2^N$  comparators are required for N-bit ADC  $\rightarrow$  generally limited to 8 bits.

イロト イヨト イヨト イヨト



M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト ・ヨ



\* An ADC typically operates on a "sampled" input signal ( $V_s(t)$  in the figure) which is derived from the continuously varying input signal ( $V_a(t)$  in the figure) with a "sample-and-hold" (S/H) circuit.

▲ロト ▲御 と ▲ 臣 と ▲ 臣



- \* An ADC typically operates on a "sampled" input signal ( $V_s(t)$  in the figure) which is derived from the continuously varying input signal ( $V_a(t)$  in the figure) with a "sample-and-hold" (S/H) circuit.
- \* The S/H circuit samples the input signal  $V_a(t)$  at uniform intervals of duration  $T_c$ , the clock period.

・ロト ・回ト ・ヨト ・ヨト



- \* An ADC typically operates on a "sampled" input signal ( $V_s(t)$  in the figure) which is derived from the continuously varying input signal ( $V_a(t)$  in the figure) with a "sample-and-hold" (S/H) circuit.
- \* The S/H circuit samples the input signal  $V_a(t)$  at uniform intervals of duration  $T_c$ , the clock period.
- \* When the clock goes high, switch S (e.g., a FET or a CMOS pass gate) is closed, and the capacitor C gets charged to the signal voltage at that time. When the clock goes low, switch S is turned off, and C holds the voltage constant, as desired.

・ロト ・日本 ・モト ・モト



- \* An ADC typically operates on a "sampled" input signal ( $V_s(t)$  in the figure) which is derived from the continuously varying input signal ( $V_a(t)$  in the figure) with a "sample-and-hold" (S/H) circuit.
- \* The S/H circuit samples the input signal  $V_a(t)$  at uniform intervals of duration  $T_c$ , the clock period.
- \* When the clock goes high, switch S (e.g., a FET or a CMOS pass gate) is closed, and the capacitor C gets charged to the signal voltage at that time. When the clock goes low, switch S is turned off, and C holds the voltage constant, as desired.

・ロト ・回ト ・ヨト ・ヨト

M. B. Patil, IIT Bombay

\* Op Amp buffers can be used to minimise loading effects.







\* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.



\* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.

M. B. Patil, IIT Bombay

- Start with  $D_3 D_2 D_1 D_0 = 0000$ , I = 3.



\* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.

・ロト ・回ト ・ヨト

- Start with  $D_3 D_2 D_1 D_0 = 0000$ , I = 3.
- Set D[I] = 1 (keep other bits unchanged).



\* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.

・ロト ・日下・ ・ ヨト・

- Start with  $D_3 D_2 D_1 D_0 = 0000$ , I = 3.
- Set D[I] = 1 (keep other bits unchanged).
- If  $V_o^{DAC} > V_A$  (i.e., C = 0), set D[I] = 0; else, keep D[I] = 1.



\* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.

(ロ) (同) (E) (E)

- Start with  $D_3 D_2 D_1 D_0 = 0000$ , I = 3.
- Set D[I] = 1 (keep other bits unchanged).
- If  $V_o^{DAC} > V_A$  (i.e., C = 0), set D[I] = 0; else, keep D[I] = 1.
- $I \leftarrow I 1$ ; go to step 1.



- \* Suppose we have a 4-bit DAC. We can use it to perform A-to-D conversion by successively setting the four bits as follows.
  - Start with  $D_3 D_2 D_1 D_0 = 0000$ , I = 3.
  - Set D[I] = 1 (keep other bits unchanged).
  - If  $V_o^{DAC} > V_A$  (i.e., C = 0), set D[I] = 0; else, keep D[I] = 1.
  - $I \leftarrow I 1$ ; go to step 1.
- \* At the end of four steps, the digital output is given by  $D_3D_2D_1D_0$ . Example  $\rightarrow$  next slide.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト ・ヨト



#### M. B. Patil, IIT Bombay

MBP

イロト イヨト イヨト イヨト



\* At the end of the  $5^{th}$  step, we know that the input voltage corresponds to 10110.

(ヨ) ヨックへの M. B. Patil, IIT Bombay

イロト イヨト イヨト イヨト



\* At the end of the  $5^{th}$  step, we know that the input voltage corresponds to 10110.

\* For the digital representation to be accurate up to  $\pm \frac{1}{2}$  LSB,  $\Delta V$  corresponding to  $\frac{1}{2}$  LSB is added to  $V_A$  (see [Taub]).



< □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □ ▶ < □



\* Each step (setting SAR bits, comparison of  $V_A$  and  $V_o^{DAC}$ ) is performed in one clock cycle  $\rightarrow$  conversion time is N cycles, irrespective of the input voltage value  $V_A$ .



- \* Each step (setting SAR bits, comparison of  $V_A$  and  $V_o^{DAC}$ ) is performed in one clock cycle  $\rightarrow$  conversion time is N cycles, irrespective of the input voltage value  $V_A$ .
- \* S. A. ADCs with built-in or external S/H (sample-and-hold) are available for 8- to 16-bit resolution and conversion times of a few μsec to tens of μsec.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト ・ヨト



- \* Each step (setting SAR bits, comparison of  $V_A$  and  $V_o^{DAC}$ ) is performed in one clock cycle  $\rightarrow$  conversion time is N cycles, irrespective of the input voltage value  $V_A$ .
- \* S. A. ADCs with built-in or external S/H (sample-and-hold) are available for 8- to 16-bit resolution and conversion times of a few  $\mu$ sec to tens of  $\mu$ sec.

(ロ) (同) (E) (E)

M. B. Patil, IIT Bombay

\* Useful for medium-speed applications such as speech transmission with PCM.



э M. B. Patil, IIT Bombay

590

・ロト ・回 ト ・ヨト ・ヨト



\* The "start conversion" signal clears the counter; counting begins, and  $V_o^{\rm DAC}$  increases with each clock cycle.

M. B. Patil, IIT Bombay

Э

・ロト ・回 ・ ・ ヨト ・



\* The "start conversion" signal clears the counter; counting begins, and  $V_o^{\rm DAC}$  increases with each clock cycle.

・ロト ・回ト ・ヨト ・ヨ

M. B. Patil, IIT Bombay

\* When  $V_o^{DAC}$  exceeds  $V_A$ , C becomes 0, and counting stops.



- \* The "start conversion" signal clears the counter; counting begins, and  $V_o^{\rm DAC}$  increases with each clock cycle.
- \* When  $V_{o}^{DAC}$  exceeds  $V_{A}$ , C becomes 0, and counting stops.
- \* Simple scheme, but (a) conversion time depends on  $V_A$ , (b) slow (takes  $2^N$  clock cycles in the worst case)  $\rightarrow$  tracking ADC (next slide)

・ロト ・回ト ・ヨト ・ヨト

# Tracking ADC



E M. B. Patil, IIT Bombay

590

≣⇒

・ロ・・ 日本・ ・ 田 ・ ・
# Tracking ADC



\* The counter counts up if  $V_o^{DAC} < V_A$ ; else, it counts down.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト ・ヨト

## Tracking ADC



- \* The counter counts up if  $V_o^{DAC} < V_A$ ; else, it counts down.
- \* If  $V_A$  changes, the counter does not need to start from  $000 \cdots 0$ , so the conversion time is less than that required by a counting ADC.

・ロト ・回ト ・ヨト ・ヨト

## Tracking ADC



- \* The counter counts up if  $V_o^{DAC} < V_A$ ; else, it counts down.
- \* If  $V_A$  changes, the counter does not need to start from  $000 \cdots 0$ , so the conversion time is less than that required by a counting ADC.
- used in low-cost, low-speed applications, e.g., measuring output from a temperature sensor or a strain gauge

・ロト ・回ト ・ヨト ・ヨト







\* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.



- \* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.
- \* Integrate  $V_A$  (voltage to be converted to digital format, assumed to be positive) for a fixed interval  $T_1$ .



・ロト ・日下・ ・ ヨト



- \* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.
- Integrate V<sub>A</sub> (voltage to be converted to digital format, assumed to be positive) for a fixed interval T<sub>1</sub>.

▲ロ → ▲ 圖 → ▲ 圖 →

M. B. Patil, IIT Bombay

\* At  $t = T_1$ , integrator output reaches  $-V_1 = -V_A \frac{T_1}{RC}$ .



- \* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.
- \* Integrate  $V_A$  (voltage to be converted to digital format, assumed to be positive) for a fixed interval  $T_1$ .
- \* At  $t = T_1$ , integrator output reaches  $-V_1 = -V_A \frac{T_1}{RC}$ .
- \* Now apply a reference voltage  $V_R$  (assumed to be negative, with  $|V_R| > V_A$ ), and integrate until  $V_o$  reaches 0 V.

M. B. Patil, IIT Bombay

・ロト ・回ト ・ヨト



- \* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.
- \* Integrate  $V_A$  (voltage to be converted to digital format, assumed to be positive) for a fixed interval  $T_1$ .
- \* At  $t = T_1$ , integrator output reaches  $-V_1 = -V_A \frac{T_1}{RC}$ .
- \* Now apply a reference voltage  $V_R$  (assumed to be negative, with  $|V_R| > V_A$ ), and integrate until  $V_o$  reaches 0 V.
- \* Since  $V_1 = V_A \frac{T_1}{RC} = |V_R| \frac{T_2}{RC}$ , we have  $T_2 = T_1 \frac{V_A}{|V_R|} \rightarrow T_2$  gives a measure of  $V_A$ .

M. B. Patil, IIT Bombay

イロト イヨト イヨト イヨト



- \* t = 0: reset integrator output  $V_o$  to 0 V by closing S momentarily.
- \* Integrate  $V_A$  (voltage to be converted to digital format, assumed to be positive) for a fixed interval  $T_1$ .
- \* At  $t = T_1$ , integrator output reaches  $-V_1 = -V_A \frac{T_1}{RC}$ .
- \* Now apply a reference voltage  $V_R$  (assumed to be negative, with  $|V_R| > V_A$ ), and integrate until  $V_o$  reaches 0 V.
- \* Since  $V_1 = V_A \frac{T_1}{RC} = |V_R| \frac{T_2}{RC}$ , we have  $T_2 = T_1 \frac{V_A}{|V_R|} \to T_2$  gives a measure of  $V_A$ .
- In the dual-slope ADC, a counter output which is proportional to T<sub>2</sub> provides the desired digital output.

イロト イヨト イヨト イヨト





・ロ・・ 日本・ ・ 田 ・ ・



590

≣⇒





・ロト ・回ト ・ヨト ・ヨト

M. B. Patil, IIT Bombay

\* Start: counter reset to 000···0, SPDT in position A.



- \* Start: counter reset to 000...0, SPDT in position A.
- \* Counter counts up to  $2^N$  at which point the overflow flag becomes 1, and SPDT switches to position B  $\rightarrow T_1 = 2^N T_c$  where  $T_c$  is the clock period.

◆□▶ ◆□▶ ◆臣▶ ◆臣♪



- \* Start: counter reset to 000···0, SPDT in position A.
- \* Counter counts up to  $2^N$  at which point the overflow flag becomes 1, and SPDT switches to position  $B \rightarrow T_1 = 2^N T_c$  where  $T_c$  is the clock period.
- \* The counter starts counting again from  $000 \cdots 0$ , and stops counting when  $V_o$  crosses 0 V. The counter output gives  $T_2$  in binary format.

・ロト ・回ト ・ヨト ・ヨト

\* K. Gopalan, Introduction to Digital Microelectronic Circuits, Tata McGraw-Hill, New Delhi, 1978.

590

M. B. Patil, IIT Bombay

\* H. Taub and D. Schilling, Digital Integrated Electronics, McGraw-Hill, 1977.