



## Exercise Set

1. In the SEQUEL project file, a ramp input is applied to the TTL inverter. The input voltage variation is slow enough to ensure DC-like operation of the gate<sup>1</sup>.  
Run the simulation, and plot  $V_{\text{out}}$  (the output of the first TTL gate) versus  $V_{\text{in}}$ .
2. Plot  $I_{C1}$ ,  $I_{B1}$ ,  $I_{E1}$  versus  $V_{\text{in}}$ . From this plot, determine the region of operation of T1 as  $V_{\text{in}}$  changes.
3. Repeat the above exercise for T2, T3, T4.
4. Plot  $V_{B1}$ ,  $V_{C1}$ ,  $V_{C4}$ ,  $V_{E4}$  versus  $V_{\text{in}}$ . Explain the important features of these graphs.

## References

1. H. Taub and D. Schilling, *Digital Integrated Electronics*, McGraw-Hill, 1977.
2. K. Gopalan, *Introduction to Digital Microelectronic Circuits*, Tata McGraw-Hill, 1998.

---

<sup>1</sup>In other words, the device capacitances do not contribute to the waveforms here.