


DC offset


Input Referred Offset Voltage V_{os}

= $1/p$ DC voltage required to make $V_{out} = 0$

- Systematic offset - Bad design practice, V_{DS} mismatched
- Random offsets - process variations.



- R mismatches
- W/L mismatches for M_1, M_2
- V_{TH} mismatches for M_1, M_2



R mismatch $\Rightarrow V_{out} = I \Delta R_D$
due to R mismatch

$V_{os} = \frac{V_{out}}{A_{DM}} = \frac{I \Delta R_D}{g_m R_D}$
due to R mismatch

To calculate input referred V_{os}

Similarly you can prove that


$V_{os} = \frac{I}{g_m} \frac{\Delta K}{K}$ $K = \mu_n C_{ox} \frac{W}{L}$
due to K mismatch

Since each mismatch is randomly varying quantity, we take rms addition for final effect

$$V_{os}^2_{overall} = \Delta V_{TH}^2 + \frac{I^2}{g_m^2} \left(\left(\frac{\Delta R_D}{R_D} \right)^2 + \left(\frac{\Delta K}{K} \right)^2 \right)$$

I, g_m, R_D, K are average quantities.

For BJT amplifier



$R_{mismatch} \rightarrow I \Delta R_D$ o/p offset

$$V_{os_{Rm}} = \frac{I \Delta R_D}{g_m R_D} = V_T \cdot \frac{\Delta R_D}{R_D}$$

$$g_m = \frac{I}{V_T} \rightarrow \frac{KT}{q}$$

I_s mismatch

$$= V_{BE1} = V_{BE2}$$

$$V_T \ln \frac{I_1}{I_{s1}} = V_T \ln \frac{I_2}{I_{s2}}$$

$$\Rightarrow \frac{I_1}{I_{s1}} = \frac{I_2}{I_{s2}} \Rightarrow \frac{\Delta I}{I} = \frac{\Delta I_s}{I_s}$$


$$V_{os @ o/p} = \Delta I R = \frac{\Delta I_s}{I_s} \cdot I R$$

$$V_{os_{i/pref}} = \frac{\Delta I_s}{I_s} \cdot \underbrace{I R}_{A_{avg} gain} = V_T \frac{\Delta I_s}{I_s}$$

$$V_{os}^2_{overall} = V_T^2 \left(\frac{\Delta R_D}{R_D} \right)^2 + V_T^2 \left(\frac{\Delta I_s}{I_s} \right)^2 \quad \left\{ \begin{array}{l} \text{RMS} \\ \text{addition} \end{array} \right.$$

Input Offset Current (for BJT amplifier)

↳ due to β mismatch



$$I_{os} = |I_{B1} - I_{B2}|$$

$$= \left| \frac{I}{\beta_1 + 1} - \frac{I}{\beta_2 + 1} \right|$$

$$\approx I \left(\frac{\Delta\beta}{\beta^2} \right)$$


β avg. value

$$\approx \frac{I}{\beta} \left(\frac{\Delta\beta}{\beta} \right)$$

$$\approx I_B \left(\frac{\Delta\beta}{\beta} \right)$$

Avg. Base current

avg. β .



MOSFET

$$V_{os\ overall}^2 = \Delta V_{TH}^2 + \frac{I^2}{g_m^2} \left(\left(\frac{\Delta R_D}{R_D} \right)^2 + \left(\frac{\Delta K}{K} \right)^2 \right)$$

BJT

$$V_{os\ overall}^2 = V_T^2 \left(\frac{\Delta R_D}{R_D} \right)^2 + V_T^2 \left(\frac{\Delta I}{I_S} \right)^2$$

compare MOS $\frac{I}{g_m} \Rightarrow \frac{V_{dsat}}{2} \sim 100mV$

compare to V_T 26mV.



MOS - relatively high offset voltage comp to BJT
 ($\sim 10mV$) ($\sim 1mV$)

NO i/p offset current (MOS advantage)

Input Common-Mode Range (CMR)

→ Range of common-mode i/p voltage for which all devices are in saturation (MOSFET) → in active region (BJT)

Since we are analysing common-mode i/p → half ckt



$V_{icm(min)} - M_3 @ \text{sat-edge}$

$$V_{icm(min)} = V_{gs1} + V_{dsat3}$$

$$\approx V_{TH} + V_{dsat} + V_{dsat}$$

$$\approx V_{TH} + 2V_{dsat}$$

(assuming similar V_{dsat})

$V_{icm(max)}$ = When M_1 enters non-sat. (Sat-edge)

$$V_{icm(max)} = V_{gs1} = V_{DD} - I_B R - V_{dsat1}$$

$$V_{icm(max)} = V_{TH1} + V_{dsat1} + V_{DD} - I_B R - V_{dsat1}$$

$$= V_{DD} + V_{TH1} - I_B R$$

Drop across R
Can be larger than V_{DD}


Similar analysis for BJT

$$V_{icm max} = V_{CC} + V_{BE} - V_{CESat} - IR \approx V_{CC} + 0.4 - IR$$

$$V_{icm min} = V_{BE} + V_{CESat} \approx 0.7 + 0.3 \approx 1V$$

Diff Pair with Current Mirror Load.

- * Increase gain of amplifier
- * Diff-2-Single Ended conversion.



Trick to figure out gain (single stage)





Figure out voltage gain

$$A_v = \frac{V_{out}}{V_{in}}$$


Step 1. Short Circuit G_m



$$G_m = \frac{I_{out}}{V_{in}}$$


Voltage Gain

Step 2: Rout calculation ($V_{in}=0$)



$$\Rightarrow A_v = -G_m R_{out}$$

Step 1.




$$G_m = \frac{I_{out}}{V_{in}} = \frac{g_m V_{DM}}{V_{DM}}$$

$$= g_m$$

for each Diff. pair transistor

Step 2.



R_o transistor
o/p resistance

Voltage gain $A_v = g_m (r_{on} || r_{op})$

or $= \frac{g_m}{g_{dsn} + g_{dsp}}$


$g_{dsn} = \frac{1}{r_{on}}$; $g_{dsp} = \frac{1}{r_{op}}$

Increase A_v (Remember opamp $A_v \rightarrow \infty$)

→ Increase g_m → high I , W/L

→ Increase r_o → cascoding

→ Add another gain stage (cascading)



High Swing Cascode Current Mirror

Cascode Transistors
 $M_{1c}, M_{2c}, M_{3c}, M_{4c}$

$$G_m = g_{m_{1,2}} = g_m$$

↑
 diff pair

$$R_{out} = (g_{m_{2c}} r_{o_{2c}}) r_{o_2} \parallel (g_{m_{4c}} r_{o_{4c}}) r_{o_4}$$

$$A_v = G_m R_{out} = g_m [(g_{m_{2c}} r_{o_{2c}}) r_{o_2} \parallel (g_{m_{4c}} r_{o_{4c}}) r_{o_4}]$$


If all g_m & r_o equal (for each transistor)

$$A_v \approx \frac{1}{2} g_m [g_m r_o \cdot r_o]$$

$$= \frac{1}{2} (g_m r_o)^2 \leftarrow \text{gain squared.}$$

Adding Second Stage

(we will study this in detail later.)




$$\frac{V_{o1}}{V_{input}} = -g_{m_1} (r_{o_2} \parallel r_{o_4})$$

$$\frac{V_{out}}{V_{o1}} = -g_{m_5} r_{o_5}$$

$$\frac{V_{out}}{V_{input}} = g_{m_1} (r_{o_2} \parallel r_{o_4}) \cdot g_{m_5} r_{o_5}$$

TWO STAGE OTA


Bipolar Examples



$$A_v = \frac{V_{out}}{V_{IP} - V_{IN}} = g_m (r_{o2} \parallel r_{o4})$$

$$\approx \frac{g_m r_o}{2} \quad \text{if } r_{o2} = r_{o4}$$

Two Stage OTA



$$\frac{V_{out1}}{V_{input}} = -g_{m1} (r_{o2} \parallel r_{o4} \parallel r_{\pi5})$$

$$\frac{V_{out}}{V_{out1}} = -g_{m5} r_{o5}$$

$$A_v = g_{m1} (r_{o2} \parallel r_{o4} \parallel r_{\pi5}) g_{m5} r_{o5}$$

Bipolar i/p resistance

(Output Resistance of I_B is ignored here)